Microchip Technology AT25080B-WWU11L
- Part No.:
- AT25080B-WWU11L
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- Die
- Datasheet:
-
AT25080B-WWU11L.pdf
- Description:
- IC EEPROM 8KBIT SPI 20MHZ WAFER
- Quantity:
- Payment:

- Shipping:

Inventory:4,894
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25080B-WWU11L from Microchip Technology is an 8 Kbit SPI Serial EEPROM (1,024 × 8) in an 8-pad UDFN package, supporting SPI Modes 0 and 3, operating from 1.8V to 5.5V, with 20 MHz max clock rate at 5V, 32-byte page write, and hardware/software write protection for industrial applications including embedded control configuration storage.
For engineers reviewing the AT25080B-WWU11L datasheet, AT25080B-WWU11L pinout, AT25080B-WWU11L application, or AT25080B-WWU11L equivalent, key selection considerations include low-voltage operation down to 1.8V, 100-year data retention, 1M write endurance, block-level write protection (1/4, 1/2, or full array), and HOLD/CS-controlled serial suspend capability.
Technical Context
The AT25080B-WWU11L implements a synchronous SPI slave interface with fixed MSB-first framing, rising-edge input sampling on SI and falling-edge output shifting on SO. Its internal architecture includes a dedicated STATUS register controlling WPEN, BP1/BP0 block protection bits, and WEL latch-enabling granular hardware- and software-based write lockout independent of VCC level.
It features dual-layer write protection: a dedicated WP pin (active-low, conditional on WPEN bit) and software-configurable block protection bits, plus a HOLD pin that suspends ongoing serial transfers without resetting internal state-critical for multi-master arbitration or real-time system interrupt handling while preserving command context.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 8 Kbits (1,024 × 8), sufficient for firmware parameter tables, calibration data, or device ID storage in space-constrained designs |
| Supply voltage range | 1.8V to 5.5V - supports direct interfacing with 1.8V, 2.5V, 3.3V, and 5V microcontrollers without level shifters |
| Max SPI clock frequency | 20 MHz at 4.5–5.5V - enables fast configuration reads/writes; drops to 10 MHz at 2.5V and 5 MHz at 1.8V for stable timing margins |
| Write cycle time | ≤5 ms maximum - deterministic self-timed erase/write ensures predictable latency for critical nonvolatile updates |
| Data retention | 100 years at 55°C - validated long-term reliability for industrial deployments where field replacement is impractical |
| Endurance | 1,000,000 write cycles - supports frequent runtime logging or dynamic parameter adjustment over product lifetime |
| Operating temperature | -40°C to +85°C - qualified for industrial-grade ambient environments without derating |
Pinout & Package
AT25080B-WWU11L is packaged in an 8-pad UDFN (2.0 mm × 3.0 mm, 0.5 mm pitch) with wettable flanks, optimized for automated optical inspection and high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable: must be driven low before any SPI transaction; requires pull-up resistor (≤10 kΩ) tied to VCC for robust power-up behavior |
| SO | Serial Data Output | Tri-state open-drain output: drives data on falling edge of SCK; high-impedance when CS high or during HOLD |
| WP | Write-Protect | Hardware lock: disables STATUS register writes when low *and* WPEN = 1; configurable via STATUS register for flexible system-level protection schemes |
| GND | Ground reference | Primary return path for VCC and all I/O; exposed pad (if present) may be connected to GND for thermal/mechanical stability |
| SI | Serial Data Input | Input-only: latches instruction/address/data on rising edge of SCK; ignored during HOLD or when CS high |
| SCK | Serial Clock | Asynchronous input: defines SPI timing; supports idle-low (Mode 0) or idle-high (Mode 3); must remain stable during HOLD assertion |
| HOLD | Suspend control | Pauses active SPI transfer without resetting state: asserted low during SCK low to enter; deasserted low during SCK low to resume |
| VCC | Power supply | Single-supply input: powers internal charge pump for EEPROM programming; requires local 100 nF decoupling near pin |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 compatibility | Enables interoperability with diverse host controllers (e.g., ARM Cortex-M, PIC, ESP32) without protocol translation or firmware adaptation |
| 32-byte page write mode | Reduces write overhead by up to 32× vs. byte-write: allows burst programming of configuration blocks within single 5 ms cycle |
| Block write protection (BP1/BP0) | Allows selective locking of top 1/4, top 1/2, or entire memory array - prevents accidental overwrite of boot code or calibration sectors |
| HOLD pin suspend function | Preserves active SPI command state during CPU interrupts or bus arbitration, eliminating re-synchronization logic in real-time systems |
| Green RoHS-compliant packaging | UDFN package meets lead-free, halide-free, and RoHS Directive 2011/65/EU requirements for global industrial and consumer shipments |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation cabinets. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during startup and runtime via SPI from ARM-based controller; retains settings across power cycles and brownouts. Use Value: 100-year data retention and 1M write cycles ensure integrity over 15+ year equipment lifetimes without maintenance intervention. | Use Scenario: Holding sensor offset/gain coefficients and regulatory compliance logs in portable diagnostic instruments requiring traceable calibration history. IC Role / Device Role / Timing Role: Secure parameter vault: WP pin hardwired to prevent field tampering; STATUS register used to lock calibration sector after factory programming. Use Value: Hardware + software write protection (BP1/BP0 + WPEN) enforces immutable calibration data per ISO 13485 requirements. |
| Smart Energy Meter Firmware Flags | Automotive Body Control Module Settings |
Use Scenario: Recording tariff schedules, metering event timestamps, and firmware update status flags in ANSI C12.22-compliant smart meters operating in outdoor enclosures. IC Role / Device Role / Timing Role: Low-power SPI EEPROM interfaced to 3.3V MCU; operates reliably at -40°C to +85°C with <0.1 µA standby current at 1.8V. Use Value: 1.8V minimum VCC enables direct connection to battery-backed MCU rails, eliminating LDOs and reducing BOM count. | Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive body control units subject to wide ambient temperature swings and EMI. IC Role / Device Role / Timing Role: Robust configuration store: HOLD pin used to pause EEPROM access during CAN bus interrupt servicing; CS/SCK timing compliant with AEC-Q200 stress test conditions. Use Value: 20 MHz SPI speed at 5V enables sub-100 µs read access for responsive user interface updates without blocking main control loop. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPI EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95080-DRMN6TP/K | STMicroelectronics 8 Kbit SPI EEPROM; identical 8-pin SOIC/TSSOP/UDFN footprint but rated for -40°C to +105°C; 10 MHz max clock at 1.8V | Higher temperature grade suits under-hood automotive use; lower max clock limits throughput in high-speed data loggers | Select when extended temperature range is mandatory and 10 MHz SPI bandwidth suffices |
| 25AA080C-I/MS | Microchip 8 Kbit SPI EEPROM; same family architecture, but MSOP-8 package (3.0 × 4.9 mm); identical electrical specs and command set | Larger MSOP footprint eases hand-soldering and prototyping; same 1.8–5.5V operation and 5 ms write cycle | Select for development boards or low-volume production where UDFN reflow is unavailable |
Compared with M95080-DRMN6TP/K and 25AA080C-I/MS, the AT25080B-WWU11L offers optimal balance of industrial temperature compliance, compact UDFN packaging, and 20 MHz performance at 5V-making it preferred for high-density, cost-sensitive industrial controllers where board space and throughput are constrained.
Availability
AT25080B-WWU11L is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics equipment, smart energy meters, automotive body control modules, and IoT edge gateways requiring stable component supply across multi-year production cycles.
Supply support for AT25080B-WWU11L includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, serving industrial, automotive, communications, and consumer markets with vertically integrated silicon and software platforms.
The AT25080B-WWU11L belongs to Microchip's AT25xxx SPI Serial EEPROM product line, engineered for reliable, low-power nonvolatile data storage in resource-constrained embedded systems where deterministic write timing and long-term data integrity are critical.
FAQ
What is the maximum clock frequency supported by the AT25080B-WWU11L at 3.3V operation?
The AT25080B-WWU11L supports up to 10 MHz SPI clock frequency when operated at VCC = 2.5V to 5.5V, which includes 3.3V. This is specified in Table 4-3 of the DS20006244A datasheet. At 1.8V, the maximum clock drops to 5 MHz. The 20 MHz rating applies only at 4.5–5.5V. Designers must select clock rates based on actual VCC to ensure AC timing compliance.
Does the AT25080B-WWU11L require external circuitry for power-on reset handling?
No, the AT25080B-WWU11L integrates an internal Power-on Reset (POR) circuit that holds the device in reset until VCC crosses the VPOR threshold (~1.5V) and stabilizes. Per Section 4.6.1.1, the host must wait ≥100 µs after VCC stabilization before issuing the first command. No external reset IC or RC network is needed, simplifying system design and reducing BOM cost.
How does write protection work on the AT25080B-WWU11L, and can it be overridden?
Write protection on the AT25080B-WWU11L uses two independent mechanisms: (1) hardware via the WP pin (active-low, effective only when WPEN=1 in STATUS register), and (2) software via BP1/BP0 bits enabling 1/4, 1/2, or full-array lock. WPEN itself is nonvolatile and can be cleared via WRSR command only when WEL=1-so protection can be disabled in-system if required, but never accidentally.
Is the AT25080B-WWU11L pin-compatible with other members of the AT25xxx family, such as AT25160B?
Yes, the AT25080B-WWU11L shares identical pinout, package dimensions, and command set with AT25160B and other AT25xxx variants in the same package type (e.g., UDFN). They differ only in memory density (8 Kbit vs. 16 Kbit) and internal addressing-allowing drop-in replacement in designs where capacity headroom exists, provided firmware handles the larger address space correctly.
What is the purpose of the HOLD pin on the AT25080B-WWU11L, and when should it be used?
The HOLD pin on the AT25080B-WWU11L suspends ongoing SPI communication without resetting internal state-useful when the host MCU must service a higher-priority interrupt (e.g., CAN message or ADC trigger) mid-transfer. It must be asserted low during SCK low time and deasserted low during SCK low to resume. HOLD has no effect on active write cycles, which complete autonomously.
AT25080B-WWU11L Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Wafer
AT25080B-WWU11L FAQ
1.How can I place an order for AT25080B-WWU11L through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25080B-WWU11L on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25080B-WWU11L reliable?
The price and inventory of AT25080B-WWU11L are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25080B-WWU11L is usually 5 days.
3.What payment methods are accepted for AT25080B-WWU11L?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25080B-WWU11L transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25080B-WWU11L?
AT25080B-WWU11L orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25080B-WWU11L order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25080B-WWU11L?
For technical support, including AT25080B-WWU11L datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25080B-WWU11L requirements.
6.How does Aetrix verify that AT25080B-WWU11L is sourced from the original manufacturer or authorized distributors?
All AT25080B-WWU11L products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25080B-WWU11L meets industry standards.
7.What is the process for return or replacement of AT25080B-WWU11L?
All AT25080B-WWU11L units undergo pre-shipment inspection (PSI). If there is an issue with AT25080B-WWU11L, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25080B-WWU11L part is unused and in its original packaging.
Return procedure for AT25080B-WWU11L:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25080B-WWU11L Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

