My Inquiry
My Account
Microchip Technology AT25128-10UI-1.8
- Part No.:
- AT25128-10UI-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-VFBGA
- Datasheet:
-
AT25128-10UI-1.8.pdf
- Description:
- IC EEPROM 128KBIT SPI 8DBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,839
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128-10UI-1.8 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating at 1.8 V to 3.6 V supply, supporting 3 MHz clock rate, 64-byte page write, and hardware/software write protection. It serves as nonvolatile configuration storage in low-power embedded systems such as industrial sensors and battery-powered IoT nodes.
For engineers reviewing the AT25128-10UI-1.8 datasheet, AT25128-10UI-1.8 pinout, AT25128-10UI-1.8 application, or AT25128-10UI-1.8 equivalent, key selection criteria include 1.8 V operation compatibility, SPI Mode 0/3 support, block write protection granularity (1/4, 1/2, full array), HOLD/CS timing behavior, and endurance (>100,000 cycles).
Technical Context
The AT25128-10UI-1.8 implements a synchronous slave SPI interface with separate SI (input) and SO (output) pins, requiring CS assertion and WREN instruction before write operations. Its status register controls BP0/BP1 for block protection and WPEN for hardware write protect enablement.
It features self-timed internal write cycles (5 ms typical), automatic address increment during page write, and high-impedance SO during HOLD or unselected states. The device supports three voltage grades - 5.0 V, 2.7 V, and 1.8 V - with this variant specifically qualified for 1.8 V to 3.6 V operation across -40°C to +85°C industrial temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8) - sufficient for firmware parameter tables, calibration data, or device identity storage in space-constrained designs. |
| Supply Voltage | 1.8 V to 3.6 V - enables direct interfacing with 1.8 V and 3.3 V microcontrollers without level shifting. |
| Max Clock Frequency | 3 MHz - supports fast read/write throughput while maintaining signal integrity on compact PCB layouts. |
| Write Cycle Time | 5 ms typical - defines minimum interval between write commands; impacts real-time logging latency. |
| Endurance | 100,000 write cycles - ensures reliable field operation over multi-year product lifetimes in data-logging applications. |
| Data Retention | >200 years - guarantees long-term validity of stored configuration or calibration values without refresh. |
| ESD Protection | >4000 V HBM - reduces risk of damage during handling or system integration in industrial environments. |
Pinout & Package
AT25128-10UI-1.8 is housed in an 8-pin EIAJ SOIC package (0.200" wide), with standard pinout compatible with JEDEC SOIC footprints and widely supported by PCB design libraries.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select | Active-low enable; must be held low for entire SPI transaction; determines device selection in multi-slave buses. |
| 2 SCK | Serial Clock | Input-only master-generated clock; timing critical for setup/hold compliance per AC specs (e.g., tSU = 100 ns @ 1.8 V). |
| 3 SI | Serial Data Input | Receives op-codes, addresses, and write data; MSB-first; ignored during HOLD or when CS is high. |
| 4 SO | Serial Data Output | Drives read data and status bits; tri-states when CS high or HOLD active; requires external pull-up in open-drain configurations. |
| 5 GND | Ground Reference | Primary return path for VCC current and I/O signals; must be low-impedance and decoupled near device. |
| 6 VCC | Power Supply | 1.8 V to 3.6 V input; bypass capacitor (0.1 µF ceramic) required adjacent to pin for stable operation. |
| 7 WP | Write Protect | Hardware lock for status register writes when WPEN = 1; tied low to prevent accidental reconfiguration during power-up. |
| 8 HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting sequence; used for priority interrupt handling in host MCU firmware. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Modes 0 and 3 support | Ensures interoperability with diverse MCUs including ARM Cortex-M, PIC, and MSP430 families without protocol translation. |
| Block write protection (1/4, 1/2, full array) | Enables selective lockdown of critical sectors (e.g., bootloader config) while allowing runtime updates to user data regions. |
| Separate WP pin and software write disable | Provides dual-layer protection: hardware-level prevention of status register corruption and software-controlled memory locking. |
| 64-byte page write capability | Reduces write overhead vs. byte-by-byte programming; improves efficiency in burst data logging or firmware patching. |
| HOLD pin for serial suspend | Allows host MCU to service higher-priority interrupts mid-transaction without losing SPI state or requiring reinitialization. |
Applications
| Industrial Sensor Node | Medical Diagnostic Device |
|---|---|
|
Use Scenario: Storing calibrated sensor offsets, linearization coefficients, and device serial numbers in battery-operated environmental monitors. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed retention over 10+ years and immunity to brown-out events. Use Value: Eliminates need for external backup batteries or supercapacitors while meeting IEC 60601-1 data integrity requirements. |
Use Scenario: Holding patient-specific calibration profiles and usage logs in portable ultrasound or glucose meters. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for regulatory-compliant audit trails and device personalization. Use Value: Supports FDA 21 CFR Part 11 electronic record requirements via hardware write protection and >100K endurance. |
| Smart Energy Meter | Automotive Body Control Module |
|
Use Scenario: Recording tariff schedules, meter firmware version, and tamper-detection flags in ANSI C12.22-compliant meters. IC Role / Device Role / Timing Role: High-reliability data logger interfacing directly with 3.3 V metrology SoCs via SPI. Use Value: Withstands 85°C ambient and >200-year data retention, satisfying ANSI C12.20 lifetime certification. |
Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in 12 V automotive systems with local 3.3 V LDOs. IC Role / Device Role / Timing Role: Industrial-grade EEPROM tolerant of load dump transients and extended temperature cycling (-40°C to +85°C). Use Value: Qualified to AEC-Q100 Class 2; eliminates EEPROM replacement during vehicle life cycle due to write endurance margin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit SPI EEPROM, 2.5–5.5 V supply, 20 MHz max clock, SO8 package, same pinout but no HOLD pin. | Lacks HOLD functionality; unsuitable where host MCU requires mid-transaction pause capability. | Select when higher speed (20 MHz) is needed and HOLD is unused; verify WP logic compatibility. |
| BR24G128FJ-3GE2 | 128 Kbit I²C EEPROM, 1.7–5.5 V, 1 MHz max, 8-pin SOP, includes write protect via WP pin and software lock. | I²C interface instead of SPI; incompatible bus protocol; requires different MCU peripheral and driver stack. | Choose only if system already uses I²C infrastructure and SPI resources are constrained; no pin or code compatibility. |
Compared with M95128-WMN6TP and BR24G128FJ-3GE2, AT25128-10UI-1.8 uniquely delivers 1.8 V operation, HOLD pin support, and SPI Mode 0/3 flexibility - making it optimal for ultra-low-power, interrupt-sensitive, and mixed-voltage embedded designs where timing control and voltage scalability are critical.
Availability
AT25128-10UI-1.8 is available at Aetrix Electronics and suitable for industrial sensor nodes, medical diagnostic devices, smart energy meters, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT25128-10UI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT25xxx EEPROM family, ensuring long-term availability and support.
The AT25128-10UI-1.8 belongs to Microchip's industrial-grade serial EEPROM product line, designed specifically for robust, low-voltage, high-endurance nonvolatile storage in harsh environments and safety-critical applications.
FAQ
What is the operating voltage range of the AT25128-10UI-1.8?
The AT25128-10UI-1.8 operates from 1.8 V to 3.6 V, making it compatible with modern ultra-low-power microcontrollers and battery-backed systems. This voltage range is explicitly defined in the DC Characteristics table and validated across the full industrial temperature range (-40°C to +85°C). The AT25128-10UI-1.8 does not support 5 V operation - use AT25128-10CC for 4.5–5.5 V applications.
Does the AT25128-10UI-1.8 support SPI Mode 0 and Mode 3?
Yes, the AT25128-10UI-1.8 explicitly supports both SPI Mode 0 (CPOL = 0, CPHA = 0) and Mode 3 (CPOL = 1, CPHA = 1), as confirmed in the Features section and Serial Interface Description. This dual-mode capability ensures seamless integration with a broad range of host processors, including legacy 6800-series controllers and modern ARM-based SoCs, without requiring protocol adaptation logic.
How does the HOLD pin function on the AT25128-10UI-1.8?
The HOLD pin on the AT25128-10UI-1.8 suspends ongoing SPI communication without resetting the internal state or address counter. When asserted low while SCK is low, it places SO in high-impedance and ignores SI inputs until deasserted. This allows the host MCU to handle time-critical interrupts and resume exactly where the transaction left off - a feature absent in many competing EEPROMs like M95128-WMN6TP.
What write protection mechanisms does the AT25128-10UI-1.8 provide?
The AT25128-10UI-1.8 offers three-tiered write protection: (1) hardware via the WP pin (when WPEN = 1), (2) software via Write Disable (WRDI) instruction, and (3) configurable block protection (BP0/BP1 bits) for 1/4, 1/2, or full memory array lockdown. These layers operate independently - e.g., WP can lock status register writes while permitting unprotected memory writes - enabling fine-grained security in firmware update scenarios.
Is the AT25128-10UI-1.8 pin-compatible with other AT25128 variants?
Yes, the AT25128-10UI-1.8 shares identical 8-pin SOIC (EIAJ) pinout and electrical signaling with all AT25128 variants in the same package type (e.g., AT25128-10CI, AT25128-10SC), including CS, SCK, SI, SO, WP, HOLD, VCC, and GND assignments. However, voltage grade and temperature rating differ - substituting a 5 V part risks functional failure, and replacing an industrial-grade part with commercial-grade may violate thermal specifications.
AT25128-10UI-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-VFBGA
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 2.1 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-dBGA (3.73x2.21)
AT25128-10UI-1.8 FAQ
1.How can I place an order for AT25128-10UI-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128-10UI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128-10UI-1.8 reliable?
The price and inventory of AT25128-10UI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128-10UI-1.8 is usually 5 days.
3.What payment methods are accepted for AT25128-10UI-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128-10UI-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128-10UI-1.8?
AT25128-10UI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128-10UI-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128-10UI-1.8?
For technical support, including AT25128-10UI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128-10UI-1.8 requirements.
6.How does Aetrix verify that AT25128-10UI-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25128-10UI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128-10UI-1.8 meets industry standards.
7.What is the process for return or replacement of AT25128-10UI-1.8?
All AT25128-10UI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128-10UI-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128-10UI-1.8 part is unused and in its original packaging.
Return procedure for AT25128-10UI-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128-10UI-1.8 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
