My Inquiry
My Account
Microchip Technology AT25128A-10PI-1.8
- Part No.:
- AT25128A-10PI-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT25128A-10PI-1.8.pdf
- Description:
- IC EEPROM 128KBIT SPI 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,120
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128A-10PI-1.8 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring hardware write protection via WP pin and block-level write protection for 1/4, 1/2 or full memory array, and used in industrial control modules requiring nonvolatile parameter storage with low-voltage operation.
For engineers reviewing the AT25128A-10PI-1.8 datasheet, AT25128A-10PI-1.8 pinout, AT25128A-10PI-1.8 application, or AT25128A-10PI-1.8 equivalent, key selection considerations include its 1.8 V minimum supply, 8-lead JEDEC SOIC package, SPI Mode 0/3 compatibility, 64-byte page write capability, and automotive-grade temperature range (−40°C to +85°C).
Technical Context
The AT25128A-10PI-1.8 implements a synchronous serial peripheral interface (SPI) slave architecture with separate SI (input) and SO (output) pins, MSB-first data transfer, and chip-select–driven command sequencing. It uses an 8-bit instruction register with op-codes for WREN, WRDI, RDSR, WRSR, READ, and WRITE operations.
Internal write cycles are self-timed (≤5 ms), require prior WREN activation, and support page writes up to 64 bytes. Block protection is controlled by nonvolatile BP0/BP1 bits in the status register, while hardware write protection is enabled only when WPEN = 1 and WP = low - allowing selective locking of status register and memory segments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), sufficient for firmware configuration tables or calibration data in space-constrained embedded systems |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic families and backward compatibility with 3.3 V/5 V microcontrollers |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports high-throughput parameter updates without CPU wait states in real-time control loops |
| Write Endurance | 100,000 write cycles - ensures reliable logging of operational events over multi-year industrial equipment lifetimes |
| Data Retention | >100 years at 25°C - guarantees persistent storage of critical calibration or security keys across product lifecycle |
| Operating Temperature | −40°C to +85°C - qualified for use in industrial automation, motor drives, and outdoor metering applications |
| Package | 8-lead JEDEC SOIC (8S1), 150-mil body width - compatible with standard reflow profiles and automated PCB assembly lines |
Pinout & Package
AT25128A-10PI-1.8 is housed in an 8-lead JEDEC-standard SOIC package (8S1), 0.150" wide, with gull-wing leads and 1.27 mm pitch. Pin 1 is marked by a notch or dot; device orientation follows standard SOIC conventions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal - must be driven low before any SPI transaction; high-impedance SO output when CS is high |
| SCK | Serial Clock | Master-generated clock input - synchronizes all SI/SO data transfers; supports SPI Modes 0 and 3 |
| SI | Serial Data Input | Command/address/data input path - accepts op-code, address, and write data on rising edge of SCK |
| SO | Serial Data Output | Read data and status register output - tri-stated when CS is high or HOLD is active |
| GND | Ground Reference | Primary return path for VCC and I/O signals - requires low-impedance connection to system ground plane |
| VCC | Power Supply | Single-supply input - powers internal logic and memory array; decoupling capacitor (0.1 µF) required near pin |
| WP | Write Protect | Hardware lock control - disables status register writes when WP = low and WPEN = 1; no effect if WPEN = 0 |
| HOLD | Communication Suspend | Pauses ongoing SPI sequence without resetting state - allows master to service higher-priority interrupts |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Compatible with both common microcontroller SPI configurations - eliminates need for software bit-banging or protocol translation |
| 64-byte Page Write | Reduces write latency by 63× vs. byte-write mode - accelerates bulk configuration updates in bootloaders or field-upgrade routines |
| Block Write Protection | Configurable 1/4, 1/2, or full-array lock via status register - prevents accidental overwrite of bootloader or calibration sectors |
| WP Pin + Software Lock | Dual-layer protection: hardware (WP) and software (WRSR) - enables secure factory programming and field-safe runtime updates |
| Self-timed Write Cycle | No external erase step required - simplifies firmware design and avoids timing-critical polling or interrupt-driven completion handling |
Applications
| Industrial PLC Configuration Storage | Automotive ECU Parameter Backup |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning constants, and alarm thresholds in programmable logic controllers deployed in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during power-up and runtime via SPI interface; retains values across cold starts and brownouts. Use Value: Enables plug-and-play replacement of controller modules without manual reconfiguration - reducing maintenance downtime by >90%. |
Use Scenario: Saving adaptive learning values (e.g., fuel trim, idle air control offsets) in engine control units subject to frequent power cycling. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to MCU's SPI peripheral; withstands automotive battery transients and extended temperature excursions. Use Value: Maintains engine performance consistency over 15+ years of vehicle service life - meeting OEM durability requirements per ISO 16750-2. |
| Smart Meter Firmware Patch Storage | Medical Device Calibration Data Vault |
Use Scenario: Holding encrypted firmware patches and cryptographic keys in utility smart meters deployed in unattended outdoor locations. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage element with hardware write protection - prevents unauthorized modification of update payloads. Use Value: Supports remote OTA updates while satisfying ANSI C12.22 and DLMS/COSEM security mandates for utility infrastructure. |
Use Scenario: Archiving sensor calibration coefficients and usage logs in portable diagnostic devices requiring FDA 21 CFR Part 11 compliance. IC Role / Device Role / Timing Role: High-reliability data vault with >100-year retention - stores traceable calibration records tied to specific production batches. Use Value: Eliminates need for recalibration every 6 months - reducing service costs and ensuring regulatory audit readiness. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit SPI EEPROM, 2.5–5.5 V supply, 20 MHz max, 8-lead SOIC, but lacks HOLD pin and has different status register layout | Not suitable where communication suspension during interrupt servicing is required; no hardware HOLD functionality | Select only if HOLD is unused and existing firmware does not rely on HOLD-driven pause/resume sequences |
| BR24G128FJ-WE2 | 128 Kbit I²C EEPROM, 1.7–5.5 V, 1 MHz max, 8-lead TSSOP - uses I²C instead of SPI, no WP/HOLD pins, different command set | Requires I²C-capable MCU and redesign of driver stack; incompatible with SPI-based legacy firmware | Choose only for new designs targeting I²C bus sharing or lower pin count, not as drop-in replacement |
Compared with M95128-WMN6TP and BR24G128FJ-WE2, AT25128A-10PI-1.8 uniquely delivers SPI Mode 0/3 compatibility, dedicated HOLD functionality for deterministic interrupt handling, and dual hardware/software write protection - making it optimal for industrial and automotive systems demanding robust, low-latency, and field-upgradable nonvolatile storage.
Availability
AT25128A-10PI-1.8 is available at Aetrix Electronics and suitable for industrial PLCs, automotive ECUs, smart meters, and medical diagnostics equipment requiring stable component supply, long-term lifecycle support, and guaranteed lead-free/halogen-free compliance.
Supply support for AT25128A-10PI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT25xxx family of serial EEPROMs.
The AT25128A series was designed specifically for industrial and automotive applications needing reliable, low-voltage, SPI-compatible nonvolatile memory with configurable write protection and extended temperature operation.
FAQ
What is the minimum operating voltage for the AT25128A-10PI-1.8?
The AT25128A-10PI-1.8 operates down to 1.8 V, enabling direct integration with modern ultra-low-power microcontrollers and battery-backed systems. This 1.8 V minimum is explicitly defined in the ordering code suffix "-1.8" and confirmed in DC Characteristics Table (VCC1 = 1.8 V min). Operation below 1.8 V is not guaranteed and may result in data corruption or communication failure.
Does the AT25128A-10PI-1.8 support SPI Mode 3 (CPOL=1, CPHA=1)?
Yes, the AT25128A-10PI-1.8 explicitly supports both SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), as stated in its Features section. This dual-mode capability allows seamless interoperability with diverse host processors including ARM Cortex-M, Renesas RX, and Infineon Tricore families without requiring level-shifting or protocol adaptation.
How does the HOLD pin function during an active SPI transaction on the AT25128A-10PI-1.8?
When the AT25128A-10PI-1.8 is selected (CS low) and a serial sequence is underway, asserting HOLD low (while SCK is low) suspends communication without resetting the internal state. The SO pin enters high-impedance, SI inputs are ignored, and the device retains address and command context. Resuming requires bringing HOLD high while SCK remains low - enabling deterministic pause/resume for time-critical interrupt handling in real-time systems.
What memory protection mechanisms are implemented in the AT25128A-10PI-1.8?
The AT25128A-10PI-1.8 provides three-tiered protection: (1) Software-controlled block protection (BP0/BP1 bits) locking 1/4, 1/2, or full array; (2) Hardware write protection via WP pin when WPEN = 1; and (3) Write Enable Latch (WEN bit) requiring explicit WREN instruction before any write. These layers operate independently and can be combined for defense-in-depth security in safety-critical firmware storage.
Is the AT25128A-10PI-1.8 pin-compatible with other variants in the AT25128A family?
Yes, the AT25128A-10PI-1.8 shares identical 8-lead JEDEC SOIC (8S1) pinout and electrical characteristics with all AT25128A variants bearing the "-10PI" or "-10SI" suffix, including -10PI-2.7 and -10SI-1.8. Differences are limited to supply voltage range and packaging dimensions - no PCB layout changes are needed when migrating between these versions.
AT25128A-10PI-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT25128A-10PI-1.8 FAQ
1.How can I place an order for AT25128A-10PI-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128A-10PI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128A-10PI-1.8 reliable?
The price and inventory of AT25128A-10PI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128A-10PI-1.8 is usually 5 days.
3.What payment methods are accepted for AT25128A-10PI-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128A-10PI-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128A-10PI-1.8?
AT25128A-10PI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128A-10PI-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128A-10PI-1.8?
For technical support, including AT25128A-10PI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128A-10PI-1.8 requirements.
6.How does Aetrix verify that AT25128A-10PI-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25128A-10PI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128A-10PI-1.8 meets industry standards.
7.What is the process for return or replacement of AT25128A-10PI-1.8?
All AT25128A-10PI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128A-10PI-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128A-10PI-1.8 part is unused and in its original packaging.
Return procedure for AT25128A-10PI-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128A-10PI-1.8 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
