Microchip Technology AT25128A-10PU-1.8
- Part No.:
- AT25128A-10PU-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT25128A-10PU-1.8.pdf
- Description:
- IC EEPROM 128KBIT SPI 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,535
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128A-10PU-1.8 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, and featuring 64-byte page write, hardware/software write protection, and industrial temperature range (−40°C to +85°C). It serves as nonvolatile data storage in microcontroller-based embedded systems requiring low-voltage operation and robust data retention.
For engineers reviewing the AT25128A-10PU-1.8 datasheet, AT25128A-10PU-1.8 pinout, AT25128A-10PU-1.8 application, or AT25128A-10PU-1.8 equivalent, key selection considerations include its 1.8 V–5.5 V supply range, SPI Mode 0/3 compatibility, 5 ms max self-timed write cycle, block write protection (1/4, 1/2, or full array), and 8-lead PDIP package with RoHS-compliant lead-free/halogen-free construction.
Technical Context
The AT25128A-10PU-1.8 implements a synchronous serial peripheral interface (SPI) as a slave device with separate SI (input) and SO (output) pins, supporting MSB-first transmission and op-code–driven command execution (e.g., WREN, READ, WRITE, RDSR). Its instruction register accepts 8-bit op-codes followed by address and data bytes, with CS falling edge initiating each transaction.
It integrates nonvolatile status register bits (WPEN, BP1/BP0, WEN, RDY) controlling hardware write protection via WP pin, programmable block protection levels, and ready/busy status reporting. Internal write cycles are fully self-timed (≤5 ms), require no pre-erase, and suspend all commands except RDSR until completion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), enabling compact firmware parameter or calibration data storage without external memory controller overhead |
| Supply Voltage Range | 1.8 V to 5.5 V - supports direct interfacing with 1.8 V, 2.7 V, 3.3 V, and 5 V logic domains without level shifters |
| Max Clock Frequency | 20 MHz at VCC = 5 V - enables high-throughput configuration reads/writes in time-critical boot or runtime update sequences |
| Write Cycle Time | ≤5 ms (max) - deterministic programming latency for predictable system timing budgets and watchdog coordination |
| Endurance & Retention | 1 million write cycles / >100 years data retention - suitable for field-updatable calibration tables or infrequently modified system logs |
| Operating Temperature | −40°C to +85°C - qualified for industrial-grade embedded control, sensor nodes, and power management modules |
| Package | 8-lead PDIP (0.300" wide) - through-hole mounting compatible with legacy PCB assembly and prototyping breadboards |
Pinout & Package
AT25128A-10PU-1.8 is housed in an 8-lead Plastic Dual In-line Package (PDIP), 0.300" wide body, RoHS-compliant and halogen-free per ordering code suffix "U".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept SI data and drive SO; high-Z SO when CS high |
| SCK | Serial Clock | Master-generated clock input; defines timing for SI sampling and SO output edges (SPI Mode 0/3) |
| SI | Serial Data Input | Command, address, and data input path; ignored during HOLD or internal write cycles |
| SO | Serial Data Output | Read data and status register output; high-impedance when CS high or HOLD active |
| GND | Ground Reference | Primary return path for VCC and I/O signals; decoupling capacitor placement critical near this pin |
| VCC | Power Supply | 1.8 V–5.5 V input; requires local 0.1 µF ceramic decoupling between VCC and GND |
| WP | Write Protect | Hardware lock for status register writes when WPEN = 1; prevents accidental configuration corruption |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting sequence; allows master to service higher-priority interrupts |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Interoperates with diverse microcontrollers (e.g., AVR, PIC, ARM Cortex-M) without protocol translation logic |
| 64-byte Page Write | Reduces write transaction count by up to 64× vs. byte-write, minimizing bus occupancy and host CPU overhead |
| Block Write Protection | Configurable 1/4, 1/2, or full memory array lock via status register - secures bootloader or factory calibration regions |
| Self-timed Write Cycle | Eliminates need for external timing control or polling delay loops; RDSR bit 0 indicates completion |
| Low Standby Current | 0.2 µA typical at 1.8 V - extends battery life in always-on IoT sensors and portable instrumentation |
| Lead-free/Halogen-free | Complies with RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level (MSL) requirements |
Applications
| Industrial PLC I/O Module | Medical Sensor Calibration Storage |
|---|---|
Use Scenario: Storing channel-specific gain/offset coefficients and sensor ID in a DIN-rail mounted analog input module. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during power-up and field recalibration via SPI from ARM Cortex-M4 host MCU. Use Value: Enables traceable, field-updatable calibration without firmware reflash; 1.8 V operation allows direct interface with low-power ADCs and isolated power rails. |
Use Scenario: Retaining patient-specific sensor calibration data across power cycles in a handheld pulse oximeter. IC Role / Device Role / Timing Role: Low-power EEPROM storing NIST-traceable correction factors, accessed only during startup or user-initiated recalibration. Use Value: 0.2 µA standby current extends single-CR2032 battery life beyond 5 years; >100-year data retention ensures long-term clinical validity. |
| Smart Energy Meter Firmware Log | Automotive Body Control Unit (BCU) Settings |
Use Scenario: Recording tamper events, firmware version history, and metering anomalies in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: High-reliability event logger writing timestamped entries via SPI after secure authentication handshake. Use Value: 1 million write cycles support >10 years of daily logging; block protection prevents overwrite of critical security keys during field updates. |
Use Scenario: Storing user preferences (window lift speed, mirror position) and diagnostic fault codes in 12 V automotive BCU modules. IC Role / Device Role / Timing Role: Robust configuration store interfaced to 3.3 V CAN microcontroller, surviving load-dump transients via VCC tolerance (1.8–5.5 V). Use Value: Wide voltage range eliminates need for dedicated LDO; HOLD pin allows safe interruption during CAN message arbitration without data loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | STMicroelectronics 128 Kbit SPI EEPROM; 2.5–5.5 V supply; 20 MHz max; same 8-lead SOIC package but not PDIP; no HOLD pin | Lacks HOLD functionality and PDIP option; requires layout change for through-hole designs | Select if SOIC footprint preferred and HOLD not required; verify WP pin behavior matches AT25128A-10PU-1.8's WPEN-controlled protection |
| BR24G128FJ-WE2 | Rohm 128 Kbit SPI EEPROM; 1.7–5.5 V supply; 10 MHz max; 8-lead TSSOP; built-in write protect via software only (no WP pin) | Lower max clock rate limits high-speed logging; TSSOP package incompatible with PDIP sockets; no hardware WP pin | Choose for ultra-low-voltage (1.7 V) operation where 10 MHz bandwidth suffices and board space favors TSSOP |
Compared with M95128-WMN6TP and BR24G128FJ-WE2, the AT25128A-10PU-1.8 uniquely combines 1.8 V–5.5 V operation, HOLD pin support, 8-lead PDIP packaging, and hardware-enforced block protection - making it optimal for industrial prototyping, legacy-compatible upgrades, and systems requiring interrupt-safe SPI communication.
Availability
AT25128A-10PU-1.8 is available at Aetrix Electronics and suitable for industrial PLC I/O modules, medical sensor calibration storage, smart energy meter firmware logging, and automotive body control unit settings requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant through-hole assembly.
Supply support for AT25128A-10PU-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for the AT25xxx family of serial EEPROMs.
The AT25128A-10PU-1.8 belongs to Microchip's SPI serial EEPROM product line, designed specifically for reliable, low-voltage, nonvolatile data storage in resource-constrained embedded systems where pin count, power budget, and long-term data integrity are critical.
FAQ
What is the maximum clock frequency supported by AT25128A-10PU-1.8?
The AT25128A-10PU-1.8 supports up to 20 MHz SCK frequency when VCC = 5.0 V, 10 MHz at 2.7 V–5.5 V, and 5 MHz at 1.8 V–5.5 V. These values are specified in Table 1-3 of the datasheet and reflect guaranteed AC timing performance across the industrial temperature range. The AT25128A-10PU-1.8 must be operated within these limits to ensure reliable read/write operations and proper setup/hold timing compliance.
Does AT25128A-10PU-1.8 support both SPI Mode 0 and Mode 3?
Yes, the AT25128A-10PU-1.8 explicitly supports SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as stated in the Features section. Mode 0 operation is fully documented in the timing diagrams and AC characteristics; Mode 3 compatibility is confirmed by the device's bidirectional clock polarity handling and sample-on-falling-edge capability for SO output. The AT25128A-10PU-1.8 does not support Modes 1 or 2.
How does the HOLD pin function in AT25128A-10PU-1.8?
The HOLD pin on AT25128A-10PU-1.8 suspends ongoing SPI communication without resetting the internal command sequence. To pause, HOLD must be driven low while SCK is low; to resume, HOLD is returned high while SCK remains low. During HOLD, SI inputs are ignored and SO enters high-impedance state. This allows the host MCU to service interrupts or reallocate resources mid-transaction. The AT25128A-10PU-1.8 resumes exactly where it left off upon HOLD deassertion.
What package type is used for AT25128A-10PU-1.8?
The AT25128A-10PU-1.8 uses an 8-lead Plastic Dual In-line Package (PDIP) with 0.300" body width, per ordering code suffix "PU" and Package Type "8P3" in the datasheet's Ordering Information table. This through-hole package is distinct from SOIC, TSSOP, dBGA2, or SAP variants and is designated for industrial temperature range (−40°C to +85°C) with lead-free/halogen-free construction.
Can AT25128A-10PU-1.8 operate from a 1.8 V supply?
Yes, the AT25128A-10PU-1.8 is rated for 1.8 V to 5.5 V operation, as indicated by the "-1.8" suffix in its part number and confirmed in DC Characteristics Table 1-2 (VCC1 min = 1.8 V). At 1.8 V, it supports 5 MHz SCK max, retains full functionality including WRITE, READ, and status register access, and draws only 0.2 µA standby current. The AT25128A-10PU-1.8 maintains full timing and endurance specifications across this entire voltage range.
AT25128A-10PU-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT25128A-10PU-1.8 FAQ
1.How can I place an order for AT25128A-10PU-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128A-10PU-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128A-10PU-1.8 reliable?
The price and inventory of AT25128A-10PU-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128A-10PU-1.8 is usually 5 days.
3.What payment methods are accepted for AT25128A-10PU-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128A-10PU-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128A-10PU-1.8?
AT25128A-10PU-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128A-10PU-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128A-10PU-1.8?
For technical support, including AT25128A-10PU-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128A-10PU-1.8 requirements.
6.How does Aetrix verify that AT25128A-10PU-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25128A-10PU-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128A-10PU-1.8 meets industry standards.
7.What is the process for return or replacement of AT25128A-10PU-1.8?
All AT25128A-10PU-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128A-10PU-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128A-10PU-1.8 part is unused and in its original packaging.
Return procedure for AT25128A-10PU-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128A-10PU-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

