My Inquiry
My Account
Microchip Technology AT25128A-10PU-2.7
- Part No.:
- AT25128A-10PU-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT25128A-10PU-2.7.pdf
- Description:
- IC EEPROM 128KBIT SPI 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,484
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128A-10PU-2.7 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating from 2.7V to 5.5V, supporting 20 MHz clock rate at 5V, and featuring 64-byte page write capability. It implements hardware write protection via WP pin and software-controlled block protection for 1/4, 1/2, or full memory array - used in industrial control modules requiring nonvolatile parameter storage with robust data integrity.
For engineers reviewing the AT25128A-10PU-2.7 datasheet, AT25128A-10PU-2.7 pinout, AT25128A-10PU-2.7 application, or AT25128A-10PU-2.7 equivalent, key selection criteria include its 8-lead PDIP package, SPI Mode 0/3 compatibility, 5 ms max self-timed write cycle, 1 million write endurance, and >100-year data retention under industrial temperature range (−40°C to +85°C).
Technical Context
The AT25128A-10PU-2.7 operates as an SPI slave device with separate SI (input) and SO (output) pins, supporting MSB-first transmission and op-code–driven instruction set including WREN, WRITE, RDSR, and WRSR. Its status register controls write enable (WEN), ready/busy (RDY), and block protection (BP1/BP0) with nonvolatile BP bits.
Hardware flow control is implemented via HOLD (suspend ongoing transfer without reset) and WP (hardware inhibit of status register writes when WPEN=1). All programming cycles are self-timed with no erase prerequisite, and the device powers up in write-disabled state requiring explicit WREN before any write operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), sufficient for firmware configuration tables or calibration data in resource-constrained microcontrollers. |
| Supply Voltage Range | 2.7V to 5.5V - enables direct interfacing with 3.3V and 5V logic systems without level-shifting. |
| Max Clock Frequency | 20 MHz at VCC = 5V - supports high-throughput parameter updates in real-time industrial monitoring systems. |
| Write Cycle Time | 5 ms maximum - defines minimum interval between successive page writes; impacts logging latency in data acquisition nodes. |
| Endurance | 1 million write cycles - ensures reliable operation over 10+ years in daily-configurable industrial HMI or sensor calibration applications. |
| Data Retention | >100 years at 25°C - guarantees long-term storage integrity for device serial numbers, calibration coefficients, or security keys. |
| Operating Temperature | −40°C to +85°C - qualified for use in outdoor metering, factory automation, and automotive body-control modules. |
Pinout & Package
AT25128A-10PU-2.7 is supplied in an 8-lead PDIP (Plastic Dual In-line Package), 0.300" wide body, RoHS-compliant and lead-free/halogen-free per ordering code suffix "U".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept SI data and drive SO; high-Z output when CS high. |
| SCK | Serial Clock | Input-only synchronous timing reference; determines bit-rate and sampling edge per SPI mode (0 or 3). |
| SI | Serial Data Input | Unidirectional command/address/data input path; latched on SCK rising edge in Mode 0. |
| SO | Serial Data Output | Unidirectional read-data output; driven only when CS low and valid READ instruction active. |
| GND | Ground Reference | Primary return path for VCC current and signal reference; requires low-impedance PCB connection. |
| VCC | Power Supply | Single 2.7–5.5V supply powering internal logic and memory array; bypass capacitor recommended. |
| WP | Write Protect | Hardware lock for status register writes when WPEN=1; prevents accidental configuration corruption during power-up/down. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer (e.g., during MCU interrupt servicing) without resetting address counter or losing context. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Enables interoperability with diverse microcontrollers (e.g., ARM Cortex-M, PIC, AVR) without protocol translation. |
| 64-byte Page Write | Reduces write overhead vs. byte-write; allows efficient bulk storage of sensor logs or firmware patches in ≤5 ms bursts. |
| Block Write Protection | Configurable 1/4, 1/2, or full-array lock via status register - isolates critical boot parameters from field-update routines. |
| Self-timed Write Cycle | Eliminates need for external timing control or polling delay; simplifies firmware by enabling fire-and-forget writes. |
| Lead-free/Halogen-free Packaging | Complies with RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level MSL3. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Memory |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning constants, and alarm thresholds in programmable logic controllers deployed in factory environments. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed via SPI during boot and runtime reconfiguration. Use Value: Ensures deterministic startup behavior after power loss and supports field-upgradable control logic without firmware reflashing. | Use Scenario: Retaining sensor offset/gain coefficients and patient-specific therapy parameters in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter vault with hardware write lock for regulatory compliance (IEC 62304). Use Value: Prevents unauthorized modification of safety-critical settings while enabling authorized recalibration via authenticated service interface. |
| Automotive Body Control Module | Smart Energy Meter Firmware Patch Storage |
Use Scenario: Holding seat/mirror position presets, lighting profiles, and door-lock logic states in 12V automotive ECUs. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced to 3.3V CAN microcontroller; withstands load-dump transients via internal voltage regulation. Use Value: Maintains user preferences across battery disconnects and supports OTA updates to vehicle personalization features. | Use Scenario: Storing signed firmware delta patches and cryptographic keys for secure remote updates in ANSI C12.22–compliant meters. IC Role / Device Role / Timing Role: Trusted storage for update metadata and rollback-safe version tracking in constrained MCU environments. Use Value: Enables field-deployable security patches without requiring full firmware reflash, reducing bandwidth and outage time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | Same 128 Kbit density, 2.5–5.5V supply, but rated for −40°C to +125°C; uses different status register layout and lacks HOLD pin. | Preferred for under-hood automotive use; unsuitable where HOLD-based interrupt handling is required. | Select when extended temperature range is mandatory and HOLD functionality is unused. |
| 25AA128-I/P | Microchip's pin-compatible 128 Kbit SPI EEPROM with identical PDIP-8 footprint and 2.5–5.5V range; same 5 ms write time and 1M endurance. | Drop-in replacement with identical timing, instruction set, and protection scheme - validated for legacy design refresh. | Choose for seamless migration within Microchip ecosystem with guaranteed functional equivalence. |
Compared with M95128-WMN6TP and 25AA128-I/P, AT25128A-10PU-2.7 offers unique HOLD pin support for interrupt-safe SPI transfers and is optimized for industrial −40°C to +85°C operation with documented 20 MHz performance at 5V - making it ideal for real-time control systems requiring deterministic communication suspension.
Availability
AT25128A-10PU-2.7 is available at Aetrix Electronics and suitable for industrial PLCs, medical calibration systems, automotive body controllers, and smart energy meters requiring stable component supply across multi-year production cycles.
Supply support for AT25128A-10PU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad industrial and automotive qualification capabilities.
The AT25128A-10PU-2.7 belongs to Microchip's legacy Atmel SPI EEPROM product line, designed specifically for low-power, high-reliability nonvolatile storage in space-constrained embedded systems requiring robust data retention and flexible write protection.
FAQ
What is the maximum clock frequency supported by AT25128A-10PU-2.7?
AT25128A-10PU-2.7 supports up to 20 MHz SCK frequency at VCC = 5.0V, 10 MHz at VCC = 2.7V, and 5 MHz at VCC = 1.8V. The actual usable clock rate depends on supply voltage and ambient temperature; for designs operating at 2.7V nominal, the maximum verified rate is 10 MHz per AC Characteristics Table 1-3. AT25128A-10PU-2.7 must be configured for SPI Mode 0 or Mode 3 to ensure correct sampling timing.
Does AT25128A-10PU-2.7 require an external erase cycle before writing?
No, AT25128A-10PU-2.7 does not require a separate erase cycle. All write operations - whether byte or 64-byte page - are self-timed and automatically erase and program the target location internally. The device powers up in write-disabled state, so a WREN instruction must precede any WRITE or WRSR command. AT25128A-10PU-2.7 completes each write within 5 ms maximum, after which RDY bit clears in the status register.
How is write protection implemented on AT25128A-10PU-2.7?
AT25128A-10PU-2.7 implements dual-layer write protection: hardware via the WP pin (active-low, effective only when WPEN bit = 1 in status register) and software via BP0/BP1 bits that lock 1/4, 1/2, or full memory array. WP prevents status register writes; BP bits restrict memory writes to unprotected regions. AT25128A-10PU-2.7 retains protection state across power cycles since BP/WPEN bits are nonvolatile EEPROM cells.
What package type is used for AT25128A-10PU-2.7?
AT25128A-10PU-2.7 uses an 8-lead PDIP (Plastic Dual In-line Package), 0.300" wide body, with lead-free/halogen-free finish indicated by the "U" suffix. Pin 1 is marked by a notch or dot; the package complies with JEDEC MS-001BA standard and is compatible with through-hole assembly processes. AT25128A-10PU-2.7 has no thermal pad or exposed die attach pad.
Can AT25128A-10PU-2.7 operate with a 1.8V supply?
No, AT25128A-10PU-2.7 is specified for 2.7V to 5.5V operation only, as indicated by the "-2.7" suffix in its ordering code. For 1.8V operation, the correct variant is AT25128A-10PU-1.8. Using AT25128A-10PU-2.7 below 2.7V may result in unreliable read/write behavior or failure to power up correctly. Always verify VCC against the specific ordering option - AT25128A-10PU-2.7 is not backward-compatible with 1.8V systems.
AT25128A-10PU-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT25128A-10PU-2.7 FAQ
1.How can I place an order for AT25128A-10PU-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128A-10PU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128A-10PU-2.7 reliable?
The price and inventory of AT25128A-10PU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128A-10PU-2.7 is usually 5 days.
3.What payment methods are accepted for AT25128A-10PU-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128A-10PU-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128A-10PU-2.7?
AT25128A-10PU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128A-10PU-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128A-10PU-2.7?
For technical support, including AT25128A-10PU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128A-10PU-2.7 requirements.
6.How does Aetrix verify that AT25128A-10PU-2.7 is sourced from the original manufacturer or authorized distributors?
All AT25128A-10PU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128A-10PU-2.7 meets industry standards.
7.What is the process for return or replacement of AT25128A-10PU-2.7?
All AT25128A-10PU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128A-10PU-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128A-10PU-2.7 part is unused and in its original packaging.
Return procedure for AT25128A-10PU-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128A-10PU-2.7 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
