My Inquiry
My Account
Microchip Technology AT25128A-10TI-1.8
- Part No.:
- AT25128A-10TI-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25128A-10TI-1.8.pdf
- Description:
- IC EEPROM 128KBIT SPI 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,140
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128A-10TI-1.8 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring 64-byte page write, hardware/software write protection via WP/HOLD pins, and automotive-grade industrial temperature range (−40°C to +85°C). It serves as nonvolatile configuration storage in microcontroller-based embedded systems requiring low-voltage operation and robust data retention.
For engineers reviewing the AT25128A-10TI-1.8 datasheet, AT25128A-10TI-1.8 pinout, AT25128A-10TI-1.8 application, or AT25128A-10TI-1.8 equivalent, this page delivers verified electrical specs, SOIC-8 pin mapping, real-world use cases in power management and sensor calibration, and two validated alternative parts with documented functional and packaging differences.
Technical Context
The AT25128A-10TI-1.8 implements a synchronous SPI slave interface compliant with Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1), using separate SI (input) and SO (output) lines for full-duplex communication. Its internal architecture includes an 8-bit instruction register, status register with RDY/BUSY flag and BP0/BP1 block protection bits, and nonvolatile WPEN control enabling hardware write protection.
All operations are initiated by CS falling edge; write cycles are self-timed (≤5 ms max), require prior WREN instruction, and support automatic address increment during multi-byte reads/writes. HOLD suspends ongoing transfers without resetting sequence state, while WP pin-when enabled-blocks status register writes and protected memory segments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8) - provides sufficient space for firmware parameters, calibration data, or device identity storage in compact embedded designs. |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V, 3.3 V, and 5 V logic domains without level shifting. |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports high-speed configuration loading in time-critical boot sequences. |
| Write Endurance | 100,000 cycles - ensures reliable field updates for devices requiring periodic recalibration or logging. |
| Data Retention | >100 years - guarantees long-term integrity of stored settings across product lifecycle without refresh. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and automotive under-hood applications with thermal cycling resilience. |
| Page Write Size | 64 bytes - reduces write latency versus byte-write-only EEPROMs, improving efficiency in bulk parameter updates. |
Pinout & Package
AT25128A-10TI-1.8 is housed in an 8-lead JEDEC SOIC package (package code 8S1), 0.150" wide body, with standard gull-wing lead form and 1.27 mm pitch. Pin 1 is marked by a notch or dot; leads are Pb-free and halogen-free per RoHS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept instructions and data; high-Z SO when CS high. |
| SCK | Serial Clock Input | Master-generated clock synchronizing all SI/SO data transfers; supports up to 20 MHz at 5 V. |
| SI | Serial Data Input | Receives op-codes, addresses, and write data; MSB-first transmission required. |
| SO | Serial Data Output | Drives read data and status bits; tri-states when CS high or during HOLD suspension. |
| GND | Ground Reference | Primary return path for VCC and I/O; requires low-impedance connection to minimize noise coupling. |
| VCC | Power Supply | Single supply input (1.8–5.5 V); decoupling capacitor (0.1 µF) recommended near pin. |
| WP | Write Protect Input | Hardware lock for status register and protected memory blocks when WPEN=1 and WP=low. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting internal address counter or command state. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode Compatibility | Supports both Mode 0 (0,0) and Mode 3 (1,1), ensuring interoperability with diverse MCU SPI peripherals including ARM Cortex-M, PIC, and STM32 families. |
| Block Write Protection | Configurable via status register to protect top 1/4, top 1/2, or entire memory array-prevents accidental overwrite of critical boot or calibration data. |
| Low-Voltage Operation | Guaranteed functionality down to 1.8 V enables integration into battery-powered IoT nodes and energy-harvesting systems without voltage boosters. |
| Self-Timed Write Cycle | No external erase step needed; internal timing eliminates need for software delay loops or polling overhead beyond RDSR readiness check. |
| High-Reliability Nonvolatility | 100K write cycles and >100-year data retention meet industrial equipment longevity requirements without wear-leveling firmware. |
Applications
| Industrial Sensor Calibration | Power Supply Configuration |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed during system startup and runtime re-calibration routines. Use Value: Enables field-upgradable calibration without firmware changes; 1.8 V operation allows direct interface with low-power ADCs and sensors. |
Use Scenario: Holding user-defined output voltage/current limits, soft-start profiles, and fault recovery settings in digitally controlled DC-DC modules. IC Role / Device Role / Timing Role: Persistent configuration store referenced by PMIC or digital controller during power-on initialization and dynamic reconfiguration. Use Value: Supports safe, repeatable power-up behavior across temperature and aging; block protection prevents corruption of safety-critical thresholds. |
| Automotive Body Control Module | Medical Device Settings Storage |
Use Scenario: Retaining seat/mirror position memory, lighting presets, and door lock configurations in 12 V automotive systems with local 3.3 V regulation. IC Role / Device Role / Timing Role: SPI-configurable EEPROM interfaced directly to automotive-grade MCU over short PCB traces. Use Value: −40°C to +85°C rating and AEC-Q200-aligned construction ensure reliability in cabin environments; HOLD pin enables seamless interruption during CAN bus arbitration. |
Use Scenario: Saving user preferences, therapy parameters, and usage logs in portable diagnostic instruments powered by single-cell Li-ion batteries. IC Role / Device Role / Timing Role: Low-power nonvolatile memory accessed only during setup or maintenance mode to conserve battery life. Use Value: 0.2 µA standby current at 1.8 V extends battery runtime; >100-year retention meets regulatory requirements for medical device data integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit SPI EEPROM, 2.5–5.5 V supply, 20 MHz max, SOIC-8, but lacks HOLD pin and has no 1.8 V support. | Not suitable for ultra-low-voltage systems; requires ≥2.5 V, limiting compatibility with 1.8 V MCUs or battery-depleted states. | Select when 1.8 V operation is unnecessary and HOLD functionality is unused; offers identical pinout and basic command set. |
| BR24G128FJ-WE2 | 128 Kbit I²C EEPROM, 1.7–5.5 V, 1 MHz max, 8-pin TSSOP (JEDEC), includes write protection via WP pin and ADDR pins for device addressing. | I²C interface requires different MCU peripheral and timing handling; lower speed limits high-throughput configuration loads. | Choose for designs already using I²C infrastructure or needing multi-device bus sharing; not drop-in SPI replacement. |
Compared with M95128-WMN6TP and BR24G128FJ-WE2, AT25128A-10TI-1.8 uniquely combines 1.8 V operation, HOLD capability, and SPI Mode 0/3 flexibility-making it optimal for mixed-voltage, interrupt-sensitive embedded systems where deterministic timing and low-power startup are critical.
Availability
AT25128A-10TI-1.8 is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive body control modules, medical device settings storage, and power supply configuration requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT25128A-10TI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT25xxx EEPROM family, delivering high-reliability nonvolatile memory solutions with global quality certifications.
The AT25128A-10TI-1.8 belongs to Microchip's serial EEPROM product line, engineered specifically for robust, low-voltage, SPI-based configuration and parameter storage in industrial, automotive, and medical applications demanding long-term data integrity.
FAQ
What is the supply voltage range supported by the AT25128A-10TI-1.8?
The AT25128A-10TI-1.8 operates from 1.8 V to 5.5 V, enabling direct interface with 1.8 V, 3.3 V, and 5 V logic systems. This dual-voltage capability eliminates level shifters in mixed-supply designs and supports brown-out operation down to 1.8 V, making AT25128A-10TI-1.8 ideal for battery-powered and energy-constrained applications.
Does the AT25128A-10TI-1.8 support SPI Mode 0 and Mode 3?
Yes, the AT25128A-10TI-1.8 explicitly supports both SPI Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), as confirmed in its official datasheet. This dual-mode compatibility ensures seamless integration with a broad range of microcontrollers-including legacy 8051 derivatives and modern ARM Cortex-M series-without requiring custom SPI peripheral configuration.
How does the HOLD pin function on the AT25128A-10TI-1.8?
The HOLD pin on AT25128A-10TI-1.8 suspends ongoing SPI communication without resetting the internal address counter or command state. When asserted low (with SCK low), it places SO in high-impedance and ignores SI inputs until de-asserted. This allows master devices to pause transfers during bus arbitration or interrupt servicing-preserving AT25128A-10TI-1.8's operational context.
What is the maximum write endurance and data retention of the AT25128A-10TI-1.8?
The AT25128A-10TI-1.8 guarantees 100,000 write/erase cycles and greater than 100 years of data retention at rated temperatures. These values are measured under standard conditions (5.0 V, 25°C for endurance; typical operating conditions for retention) and reflect actual qualification testing-not extrapolated estimates-ensuring AT25128A-10TI-1.8 meets long-life industrial deployment requirements.
Is the AT25128A-10TI-1.8 pin-compatible with other SOIC-8 EEPROMs like the M95128?
No, AT25128A-10TI-1.8 is not fully pin-compatible with M95128 variants: while both use SOIC-8 packages and share CS, SCK, SI, SO, GND, VCC, and WP pin positions, AT25128A-10TI-1.8 includes a dedicated HOLD pin (pin 3), whereas M95128-WMN6TP uses pin 3 as NC. Substituting without board revision risks unconnected HOLD signals or unintended behavior during SPI pauses.
AT25128A-10TI-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25128A-10TI-1.8 FAQ
1.How can I place an order for AT25128A-10TI-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128A-10TI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128A-10TI-1.8 reliable?
The price and inventory of AT25128A-10TI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128A-10TI-1.8 is usually 5 days.
3.What payment methods are accepted for AT25128A-10TI-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128A-10TI-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128A-10TI-1.8?
AT25128A-10TI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128A-10TI-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128A-10TI-1.8?
For technical support, including AT25128A-10TI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128A-10TI-1.8 requirements.
6.How does Aetrix verify that AT25128A-10TI-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25128A-10TI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128A-10TI-1.8 meets industry standards.
7.What is the process for return or replacement of AT25128A-10TI-1.8?
All AT25128A-10TI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128A-10TI-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128A-10TI-1.8 part is unused and in its original packaging.
Return procedure for AT25128A-10TI-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128A-10TI-1.8 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
