My Inquiry
My Account
Microchip Technology AT25128A-10TU-1.8
- Part No.:
- AT25128A-10TU-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25128A-10TU-1.8.pdf
- Description:
- IC EEPROM 128KBIT SPI 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,891
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128A-10TU-1.8 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring 64-byte page write, hardware/software write protection, and 1 million write cycles endurance.
For engineers reviewing the AT25128A-10TU-1.8 datasheet, AT25128A-10TU-1.8 pinout, AT25128A-10TU-1.8 application, or AT25128A-10TU-1.8 equivalent, this device serves as a low-voltage, industrial-grade nonvolatile memory for firmware storage, configuration data retention, and parameter logging in space-constrained embedded systems requiring reliable byte-level updates over SPI.
Technical Context
The AT25128A-10TU-1.8 implements a synchronous 3-wire SPI slave interface with dedicated SI (input), SO (output), SCK (clock), and CS (chip select), supporting SPI modes 0 and 3. It uses an 8-bit instruction register with MSB-first transmission and requires WREN before any write operation.
It integrates a nonvolatile status register with BP0/BP1 bits enabling block write protection of 1/4, 1/2, or full memory array, plus WPEN bit controlling hardware write protection via the WP pin. The HOLD pin suspends ongoing serial communication without resetting the sequence, while self-timed internal write cycles complete in ≤5 ms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), sufficient for storing boot code, calibration tables, or device identity data in microcontroller-based systems. |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters. |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports high-speed read/write for time-critical configuration updates. |
| Page Write Capacity | 64 bytes per write cycle - reduces total programming time versus byte-write-only devices. |
| Endurance & Retention | 1 million write cycles / >100 years data retention - suitable for field-updatable systems with frequent parameter changes. |
| Write Protection | Hardware (WP pin) + software (status register) + block-level (BP0/BP1) - enables granular, tamper-resistant configuration lockdown. |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial environments including factory automation and metering. |
Pinout & Package
AT25128A-10TU-1.8 is packaged in an 8-lead TSSOP (Thin Shrink Small Outline Package), 4.4 mm body width, RoHS-compliant and halogen-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept commands; high impedance on SO when CS is high. |
| SCK | Serial Clock | Input clock synchronizing all SPI transfers; device operates as slave with no internal clock generation. |
| SI | Serial Data Input | Accepts op-codes, addresses, and data; MSB-first; ignored during HOLD or write cycles. |
| SO | Serial Data Output | Drives read data or status register contents; tri-states when CS is high or during HOLD. |
| GND | Ground Reference | Primary return path for VCC and I/O signals; must be low-impedance for noise immunity. |
| VCC | Power Supply | Single supply input (1.8–5.5 V); powers core logic and I/O buffers; decoupling capacitor required. |
| WP | Write Protect | Hardware lock for status register writes when WPEN = 1; prevents accidental reconfiguration. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without losing state; allows master to service higher-priority tasks. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode Compatibility | Supports both Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), ensuring interoperability with diverse microcontrollers. |
| Low-Voltage Operation | Guaranteed functionality down to 1.8 V, enabling integration into battery-powered or ultra-low-power IoT edge nodes. |
| Block Write Protection | Configurable via status register to protect top 1/4, top 1/2, or entire memory array - critical for safeguarding bootloader or security keys. |
| Self-Timed Write Cycle | No external erase step required; internal timing ensures reliable programming completion in ≤5 ms, simplifying firmware design. |
| Industrial Temperature Range | Rated for −40 °C to +85 °C operation - validated for use in motor drives, industrial sensors, and power supplies. |
Applications
| Industrial Sensor Calibration Storage | Smart Meter Firmware Parameter Retention |
|---|---|
Use Scenario: Storing temperature, pressure, or offset calibration coefficients in factory-calibrated industrial sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration memory holding sensor-specific trim values accessed at power-on reset. Use Value: Enables field-replaceable sensor modules with persistent calibration data across power cycles and firmware updates. |
Use Scenario: Retaining tariff schedules, billing counters, and communication settings in utility smart meters. IC Role / Device Role / Timing Role: SPI-accessible EEPROM for secure, infrequently updated operational parameters. Use Value: Ensures regulatory-compliant data integrity and long-term reliability (>100 years) under continuous operation. |
| Medical Device Configuration Backup | PLC I/O Module Identity & Settings |
Use Scenario: Preserving user-defined alarm thresholds, display preferences, and safety limits in portable diagnostic equipment. IC Role / Device Role / Timing Role: Low-power, 1.8 V–compatible memory for critical configuration backup during brownout conditions. Use Value: Meets IEC 62304 Class B requirements for data persistence and write-cycle robustness in life-critical systems. |
Use Scenario: Storing module type, channel count, scaling factors, and firmware revision in modular programmable logic controllers. IC Role / Device Role / Timing Role: SPI EEPROM used during system enumeration to auto-configure I/O mapping and diagnostics. Use Value: Eliminates manual dip-switch setup and enables hot-swap identification with guaranteed 1M write endurance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit SPI EEPROM, 2.5–5.5 V supply, 20 MHz max, same 8-lead SOIC package but not 1.8 V compatible. | Lacks 1.8 V operation; unsuitable for ultra-low-voltage designs; identical pinout but different voltage qualification. | Select when system VCC ≥ 2.5 V and legacy SOIC footprint is mandatory; verify WP/HOLD behavior matches. |
| BR24G128FJ-WE2 | 128 Kbit I²C EEPROM, 1.7–5.5 V, 1 MHz max, 8-pin SOP package; uses two-wire interface instead of SPI. | Requires I²C host controller; slower write throughput; no HOLD pin; different command set and addressing scheme. | Choose only if existing design uses I²C bus and SPI pins are unavailable; redesign needed for interface and timing. |
Compared with M95128-WMN6TP and BR24G128FJ-WE2, the AT25128A-10TU-1.8 uniquely supports true 1.8 V operation with SPI interface and HOLD functionality-making it optimal for battery-powered, space-constrained industrial controllers where voltage flexibility and communication pause capability are essential.
Availability
AT25128A-10TU-1.8 is available at Aetrix Electronics and suitable for industrial sensor calibration, smart meter parameter retention, medical device configuration backup, and PLC I/O module identity storage requiring stable component supply and long-term lifecycle support.
Supply support for AT25128A-10TU-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and continues to manufacture, qualify, and support the AT25xxx family of SPI EEPROMs with full backward compatibility and extended product longevity.
The AT25128A series was designed specifically for industrial and commercial applications demanding low-voltage operation, high endurance, and robust hardware/software write protection - targeting embedded systems where firmware resilience and configuration integrity are mission-critical.
FAQ
What is the operating voltage range of the AT25128A-10TU-1.8?
The AT25128A-10TU-1.8 operates from 1.8 V to 5.5 V, making it compatible with 1.8 V, 2.5 V, 3.3 V, and 5 V logic systems. This wide range eliminates the need for level-shifting circuitry in mixed-voltage designs and supports battery-backed or energy-harvesting applications where supply voltage may dip below 2.7 V. The "-1.8" suffix explicitly denotes 1.8 V minimum operation.
Does the AT25128A-10TU-1.8 support SPI Mode 0 and Mode 3?
Yes, the AT25128A-10TU-1.8 supports both SPI Mode 0 (CPOL = 0, CPHA = 0) and Mode 3 (CPOL = 1, CPHA = 1). The datasheet describes Mode 0 operation in detail, but electrical timing specifications confirm compatibility with Mode 3. This dual-mode support ensures seamless integration with a broad range of microcontrollers, including ARM Cortex-M, PIC, and STM32 families.
How does the HOLD pin function on the AT25128A-10TU-1.8?
The HOLD pin on the AT25128A-10TU-1.8 suspends ongoing SPI communication without resetting the internal state. When asserted low while SCK is low, it places SO in high-impedance and ignores SI inputs, allowing the master to pause data transfer - for example, to service an interrupt. Communication resumes when HOLD returns high while SCK remains low. This feature is critical for real-time systems requiring deterministic latency control.
What write protection mechanisms does the AT25128A-10TU-1.8 provide?
The AT25128A-10TU-1.8 provides three-tiered write protection: (1) hardware via the WP pin (when WPEN = 1), (2) software via Write Enable Latch (WREN/WRDI), and (3) block-level via BP0/BP1 bits protecting 1/4, 1/2, or full memory array. These can be combined - e.g., WP pin locks status register while BP bits protect bootloader region - delivering defense-in-depth for firmware and calibration data security.
Is the AT25128A-10TU-1.8 pin-compatible with other packages in the AT25128A family?
No - the AT25128A-10TU-1.8 uses an 8-lead TSSOP (8A2) package, which has different mechanical dimensions and solder pad layout than PDIP (8P3), SOIC (8S1/8S2), dBGA2 (8U2-1), or SAP (8Y7) variants. While all share identical pin functions and ordering logic, PCB layout must match the 4.4 mm body width and 0.65 mm pitch of the TSSOP package. Pin numbering and signal mapping are consistent across packages.
AT25128A-10TU-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25128A-10TU-1.8 FAQ
1.How can I place an order for AT25128A-10TU-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128A-10TU-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128A-10TU-1.8 reliable?
The price and inventory of AT25128A-10TU-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128A-10TU-1.8 is usually 5 days.
3.What payment methods are accepted for AT25128A-10TU-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128A-10TU-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128A-10TU-1.8?
AT25128A-10TU-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128A-10TU-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128A-10TU-1.8?
For technical support, including AT25128A-10TU-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128A-10TU-1.8 requirements.
6.How does Aetrix verify that AT25128A-10TU-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25128A-10TU-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128A-10TU-1.8 meets industry standards.
7.What is the process for return or replacement of AT25128A-10TU-1.8?
All AT25128A-10TU-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128A-10TU-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128A-10TU-1.8 part is unused and in its original packaging.
Return procedure for AT25128A-10TU-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128A-10TU-1.8 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
