My Inquiry
My Account
Microchip Technology AT25128A-10TU-2.7
- Part No.:
- AT25128A-10TU-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25128A-10TU-2.7.pdf
- Description:
- IC EEPROM 128KBIT SPI 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,078
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128A-10TU-2.7 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating from 2.7V to 5.5V, featuring 20 MHz max clock rate at 5V, 64-byte page write capability, and hardware/software write protection via WP and HOLD pins. It is used in industrial control modules for nonvolatile parameter storage with low-power, space-constrained firmware updates.
For engineers reviewing the AT25128A-10TU-2.7 datasheet, AT25128A-10TU-2.7 pinout, AT25128A-10TU-2.7 application, or AT25128A-10TU-2.7 equivalent, key selection criteria include VCC range compatibility (2.7–5.5 V), TSSOP-8 package footprint, SPI Mode 0/3 support, block write protection granularity (1/4, 1/2, full array), and 1 million write endurance for embedded data logging.
Technical Context
The AT25128A-10TU-2.7 implements a synchronous SPI slave interface with separate SI (input) and SO (output) lines, supporting MSB-first transmission and op-code–driven command execution (e.g., WREN, WRITE, RDSR). Its internal status register controls write enable (WEN), ready/busy (RDY), and block protection (BP0/BP1) states.
It uses self-timed internal write cycles (≤5 ms), requires no external erase step, and supports suspend/resume of serial communication via HOLD pin while CS remains asserted. Hardware write protection is enabled only when WPEN=1 and WP=low, allowing selective locking of status register and protected memory segments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), sufficient for storing configuration tables or calibration data in microcontroller-based systems. |
| Supply Voltage Range | 2.7 V to 5.5 V - compatible with both 3.3 V and 5 V logic domains without level shifting. |
| Max Clock Frequency | 20 MHz at VCC = 5.0 V - enables fast firmware parameter reads during boot or runtime updates. |
| Write Endurance | 1 million cycles - supports frequent recalibration or event logging in industrial monitoring applications. |
| Data Retention | >100 years - ensures long-term reliability for unattended equipment deployed in remote infrastructure. |
| Page Write Size | 64 bytes - optimizes write efficiency by reducing transaction overhead versus byte-write-only devices. |
| Operating Temperature | −40°C to +85°C - qualified for industrial-grade operation in factory automation and power metering. |
Pinout & Package
AT25128A-10TU-2.7 is housed in an 8-lead Thin Shrink Small Outline Package (TSSOP), 4.4 mm body width, RoHS-compliant and lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept commands; high impedance on SO when CS is high. |
| SCK | Serial Clock Input | Master-generated clock; defines timing for SI sampling and SO output; supports SPI Modes 0 and 3. |
| SI | Serial Data Input | Receives op-codes, addresses, and write data; MSB-first; ignored during HOLD or write cycle. |
| SO | Serial Data Output | Drives read data and status bits; high-impedance when CS is high or during HOLD/SCK transitions. |
| GND | Ground Reference | Primary return path for VCC and I/O signals; must be low-impedance to minimize noise coupling into SPI lines. |
| VCC | Power Supply | Single 2.7–5.5 V supply; decoupling capacitor (0.1 µF) required near pin for stable read/write timing. |
| WP | Write Protect Input | Hardware lock for status register and protected memory blocks when WPEN=1 and WP=low. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting sequence; requires SCK low before assertion. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Interoperates with diverse MCUs including ARM Cortex-M, PIC, and legacy 8051 without protocol translation. |
| Block Write Protection | Configurable 1/4, 1/2, or full-array lock via status register - prevents accidental overwrite of critical firmware parameters. |
| Self-timed Write Cycle | No external timing control needed; ≤5 ms max duration allows deterministic software polling via RDSR RDY bit. |
| Low Standby Current | 0.5 µA typical at 2.7 V - extends battery life in portable diagnostic tools and wireless sensor nodes. |
| TSSOP-8 Package | 4.4 mm × 3.0 mm footprint with 0.65 mm pitch - fits dense PCB layouts while enabling automated optical inspection. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
|
Use Scenario: Storing I/O mapping, PID tuning constants, and alarm thresholds in programmable logic controllers deployed in harsh factory environments. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed via SPI during startup and runtime reconfiguration; RDY flag synchronizes MCU polling. Use Value: Enables field-upgradable logic behavior without firmware reflashing; 1M endurance supports decades of maintenance cycles. |
Use Scenario: Retaining sensor offset/gain coefficients and regulatory compliance logs in portable ECG monitors and infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-required traceability data; WP/HOLD pins prevent corruption during power transients. Use Value: Meets IEC 62304 Class C software requirements via hardware-enforced write protection and >100-year data retention. |
| Smart Energy Meter Firmware Patch | Automotive Body Control Module Settings |
|
Use Scenario: Hosting minor firmware patches and tariff schedule updates in utility-grade electricity meters with limited flash update bandwidth. IC Role / Device Role / Timing Role: Secondary code storage accessed over isolated SPI bus; 20 MHz clock enables sub-100 ms patch load times. Use Value: Reduces reliance on main MCU flash wear; page-write mode minimizes update time versus byte-by-byte writes. |
Use Scenario: Saving user preferences (mirror position, seat memory) and diagnostic trouble codes in 12 V automotive BCMs. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 3.3 V CAN microcontroller; HOLD pin maintains state during CAN bus arbitration delays. Use Value: Operates reliably across 9–16 V battery range using internal LDO; −40°C to +85°C rating matches under-hood thermal profile. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | Same 128 Kbit density, 2.5–5.5 V supply, but rated for −40°C to +125°C; uses standard SOIC-8 (8S1), not TSSOP-8. | Better suited for under-hood automotive use; lacks HOLD pin - cannot suspend transfers mid-sequence. | Select when extended temperature range is critical and PCB layout accommodates wider SOIC footprint. |
| 25LC128-I/P | 128 Kbit, 2.5–5.5 V, 10 MHz max clock at 5 V; PDIP-8 package; no HOLD pin; supports SPI Mode 0 only. | Targeted at prototyping and through-hole designs; lower speed limits real-time parameter updates. | Choose for cost-sensitive, non-space-constrained designs where TSSOP assembly is unavailable. |
Compared with M95128-WMN6TP and 25LC128-I/P, the AT25128A-10TU-2.7 offers superior SPI flexibility (Modes 0/3), integrated HOLD functionality for robust communication in noisy environments, and a compact TSSOP-8 package ideal for high-density industrial PCBs - making it optimal for production-ready embedded systems requiring field reliability and layout efficiency.
Availability
AT25128A-10TU-2.7 is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, and smart energy metering requiring stable component supply across extended product lifecycles.
Supply support for AT25128A-10TU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and continues to manufacture and support its legacy serial EEPROM portfolio with full datasheet documentation and long-term supply commitment.
The AT25128A-10TU-2.7 belongs to Microchip's SPI serial EEPROM family, designed specifically for reliable, low-power nonvolatile storage in resource-constrained embedded systems where pin count, board space, and write endurance are critical.
FAQ
What is the maximum clock frequency supported by AT25128A-10TU-2.7?
The AT25128A-10TU-2.7 supports up to 20 MHz SCK frequency when VCC = 5.0 V. At 2.7 V, the maximum clock rate drops to 10 MHz per AC characteristics table. This ensures timing margin for reliable SPI communication across voltage and temperature ranges without requiring external clock dividers or MCU configuration changes.
Does AT25128A-10TU-2.7 require an external erase command before writing?
No, the AT25128A-10TU-2.7 does not require a separate erase command. All write operations - whether byte or page - are self-timed and internally erase-and-program the target location. The device automatically handles cell erasure prior to programming, simplifying firmware implementation and eliminating erase-cycle overhead.
How does the HOLD pin function during an active SPI transaction on AT25128A-10TU-2.7?
When AT25128A-10TU-2.7 is selected (CS low) and a serial sequence is underway, asserting HOLD low (while SCK is low) suspends communication without resetting the internal address counter or command state. Resuming requires bringing HOLD high while SCK remains low. During HOLD, SI inputs are ignored and SO enters high-impedance - preserving bus integrity.
Can AT25128A-10TU-2.7 be used in 1.8 V systems?
No - the AT25128A-10TU-2.7 is specified for 2.7 V to 5.5 V operation only. For 1.8 V systems, Microchip offers the AT25128A-10TU-1.8 variant, which shares identical TSSOP-8 packaging and pinout but is characterized down to 1.8 V. Using the -2.7 version below 2.7 V risks unreliable read/write behavior and violates absolute maximum ratings.
What protection mechanisms prevent unintended writes to AT25128A-10TU-2.7?
AT25128A-10TU-2.7 provides dual-layer protection: software-based via WREN/WRDI instructions and status register BP bits, and hardware-based via the WP pin. When WPEN=1 and WP=low, all writes to the status register and protected memory blocks are blocked - even if WREN is issued. This prevents corruption during power brownouts or MCU glitches.
AT25128A-10TU-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25128A-10TU-2.7 FAQ
1.How can I place an order for AT25128A-10TU-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128A-10TU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128A-10TU-2.7 reliable?
The price and inventory of AT25128A-10TU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128A-10TU-2.7 is usually 5 days.
3.What payment methods are accepted for AT25128A-10TU-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128A-10TU-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128A-10TU-2.7?
AT25128A-10TU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128A-10TU-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128A-10TU-2.7?
For technical support, including AT25128A-10TU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128A-10TU-2.7 requirements.
6.How does Aetrix verify that AT25128A-10TU-2.7 is sourced from the original manufacturer or authorized distributors?
All AT25128A-10TU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128A-10TU-2.7 meets industry standards.
7.What is the process for return or replacement of AT25128A-10TU-2.7?
All AT25128A-10TU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128A-10TU-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128A-10TU-2.7 part is unused and in its original packaging.
Return procedure for AT25128A-10TU-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128A-10TU-2.7 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
