Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT25128AN-10SI-1.8

Name: AT25128AN-10SI-1.8
Brand: Microchip Technology
SKU: AT25128AN-10SI-1.8
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT25128AN-10SI-1.8

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: AT25128AN-10SI-1.8.pdf

Description:: IC EEPROM 128KBIT SPI 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,532

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT25128AN-10SI-1.8 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating from 1.8 V to 5.5 V with 20 MHz max clock rate at 5 V, 64-byte page write capability, and hardware/software write protection via WP and HOLD pins - deployed in industrial control modules for nonvolatile parameter storage.

For engineers reviewing the AT25128AN-10SI-1.8 datasheet, AT25128AN-10SI-1.8 pinout, AT25128AN-10SI-1.8 application, or AT25128AN-10SI-1.8 equivalent, key selection criteria include low-voltage 1.8 V operation, JEDEC SOIC-8 packaging, SPI Mode 0/3 compatibility, block write protection granularity, and automotive-grade temperature range support.

Technical Context

The AT25128AN-10SI-1.8 implements a synchronous 3-wire SPI slave interface with dedicated SI (input), SO (output), SCK (clock), and CS (chip select), supporting MSB-first transmission and op-code–driven command execution including WREN, WRITE, READ, RDSR, and WRSR. It requires no external erase cycle and features automatic address increment during page writes.

Its status register (8-bit) controls write enable (WEN), ready/busy (RDY), block protection (BP0/BP1), and write protect enable (WPEN); BP0/BP1 configure protection of top 1/4, 1/2, or full memory array, while WPEN determines whether the WP pin actively inhibits status register writes.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	128 Kbit (16,384 × 8) - supports firmware configuration tables and calibration data storage in space-constrained designs.
Supply Voltage Range	1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic systems without level shifting.
Max Clock Frequency	20 MHz at VCC = 5 V - delivers up to 2.5 MB/s effective read throughput in burst mode.
Write Cycle Time	5 ms maximum - defines minimum interval between successive page writes; impacts real-time logging latency.
Endurance	100,000 write cycles - ensures reliable operation over 10+ years in daily-configurable industrial HMI applications.
Data Retention	Greater than 100 years - guarantees long-term integrity of stored calibration coefficients and device identity data.
Operating Temperature	−40°C to +85°C - qualified for use in industrial automation enclosures without forced cooling.
Package	8-lead JEDEC SOIC (8S1), 150-mil width - compatible with standard surface-mount reflow profiles and automated optical inspection.

Pinout & Package

AT25128AN-10SI-1.8 is housed in an 8-lead JEDEC-standard SOIC package (8S1), 0.150" wide body, with gull-wing leads and 1.27 mm pitch. Pin 1 is marked by a notch or dot; the package meets RoHS, lead-free, and halogen-free requirements.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-low enable signal; must be held low for entire SPI transaction; high impedance on SO when CS is high.
SCK	Serial Clock Input	Master-generated clock synchronizing all data transfers; timing critical for tWH/tWL compliance per voltage grade.
SI	Serial Data Input	Receives op-codes, addresses, and write data; sampled on SCK rising edge in SPI Mode 0.
SO	Serial Data Output	Drives read data and status bits; tri-stated when CS is high or HOLD is asserted.
GND	Ground Reference	Primary return path for VCC current and digital I/O; must be low-impedance to minimize noise coupling into SO/SI.
VCC	Power Supply	Single supply input (1.8–5.5 V); decoupling capacitor (0.1 µF) required within 10 mm of VCC/GND pins.
WP	Write Protect	Hardware lock for status register writes when WPEN = 1; tied low to prevent accidental configuration changes in field-deployed units.
HOLD	Communication Suspend	Pauses ongoing SPI transfer without resetting internal state; used to service higher-priority interrupts in microcontroller hosts.

Key Features

Feature	Design Value
SPI Mode 0 and 3 Support	Enables interoperability with diverse MCUs (e.g., ARM Cortex-M, PIC, STM32) without protocol translation logic.
64-byte Page Write	Reduces average write time per byte by >90% vs. single-byte writes - critical for efficient firmware update staging.
Block Write Protection	Configurable top-¼ / top-½ / full-array lock prevents corruption of boot parameters or security keys during field updates.
Self-timed Internal Write	Eliminates need for external timing control or polling delay loops; RDSR bit 0 indicates completion asynchronously.
Low Standby Current	0.2 µA typical at 1.8 V - extends battery life in portable diagnostic tools and wireless sensor nodes.
Automotive-Grade Qualification	Qualified per AEC-Q100 stress tests - suitable for under-hood telematics and engine control module data logging.

Applications

Industrial PLC Configuration Storage	Medical Device Calibration Data
Use Scenario: Storing I/O mapping, PID tuning constants, and alarm thresholds in programmable logic controllers deployed in factory-floor environments. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed via SPI during power-up and runtime reconfiguration; RDY flag synchronizes host reads. Use Value: Enables field-serviceable configuration without firmware reflashing; 100-year retention ensures data survival across equipment lifecycle.	Use Scenario: Holding sensor offset/gain coefficients and regulatory audit logs in portable ultrasound and infusion pump systems. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-required calibration records; WP pin physically locked to prevent unauthorized modification. Use Value: Meets IEC 62304 software safety requirements for Class C devices; block protection isolates critical calibration zones from application code updates.
Automotive Telematics Event Logging	Smart Energy Meter Firmware Parameters
Use Scenario: Recording GPS timestamps, crash event flags, and CAN bus error counters in vehicle black box modules operating at −40°C to +85°C. IC Role / Device Role / Timing Role: High-reliability data logger interfaced to automotive MCU via SPI; HOLD pin suspends writes during CAN interrupt servicing. Use Value: AEC-Q100 qualification ensures operation under thermal cycling and vibration; 100K endurance supports daily trip logging for >27 years.	Use Scenario: Storing tariff schedules, metering constants, and cryptographic keys in ANSI C12.22–compliant smart meters exposed to outdoor temperature extremes. IC Role / Device Role / Timing Role: Trusted configuration vault accessed only during secure bootloader initialization; WRSR locks BP bits after factory programming. Use Value: Prevents utility-side tampering with billing parameters; 1.8 V operation allows direct connection to ultra-low-power metrology SoCs.

Industrial PLC Configuration Storage

Medical Device Calibration Data

Use Scenario: Storing I/O mapping, PID tuning constants, and alarm thresholds in programmable logic controllers deployed in factory-floor environments.

IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed via SPI during power-up and runtime reconfiguration; RDY flag synchronizes host reads.

Use Value: Enables field-serviceable configuration without firmware reflashing; 100-year retention ensures data survival across equipment lifecycle.

Use Scenario: Holding sensor offset/gain coefficients and regulatory audit logs in portable ultrasound and infusion pump systems.

IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-required calibration records; WP pin physically locked to prevent unauthorized modification.

Use Value: Meets IEC 62304 software safety requirements for Class C devices; block protection isolates critical calibration zones from application code updates.

Automotive Telematics Event Logging

Smart Energy Meter Firmware Parameters

Use Scenario: Recording GPS timestamps, crash event flags, and CAN bus error counters in vehicle black box modules operating at −40°C to +85°C.

IC Role / Device Role / Timing Role: High-reliability data logger interfaced to automotive MCU via SPI; HOLD pin suspends writes during CAN interrupt servicing.

Use Value: AEC-Q100 qualification ensures operation under thermal cycling and vibration; 100K endurance supports daily trip logging for >27 years.

Use Scenario: Storing tariff schedules, metering constants, and cryptographic keys in ANSI C12.22–compliant smart meters exposed to outdoor temperature extremes.

IC Role / Device Role / Timing Role: Trusted configuration vault accessed only during secure bootloader initialization; WRSR locks BP bits after factory programming.

Use Value: Prevents utility-side tampering with billing parameters; 1.8 V operation allows direct connection to ultra-low-power metrology SoCs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
M95128-DRMN6TP/K	128 Kbit, 1.8–5.5 V, SPI, but uses SPI Mode 0 only; 5 ms write time; SOIC-8 package.	Lacks HOLD pin and dual-mode SPI support; no hardware suspend capability for interrupt-driven hosts.	Select when HOLD functionality is unused and design already qualifies STMicro's M95xx family.
BR24G128FJ-WE2	128 Kbit, 1.7–5.5 V, I²C interface (not SPI); 8-lead TSSOP; 5 ms write time; built-in write protect.	Requires I²C host controller instead of SPI; incompatible pinout and protocol stack; no WP/HOLD pins.	Choose only if system architecture mandates I²C bus sharing and SPI peripherals are unavailable.

Compared with M95128-DRMN6TP/K and BR24G128FJ-WE2, the AT25128AN-10SI-1.8 uniquely combines 1.8 V SPI operation, HOLD suspend, dual-mode SPI compatibility, and JEDEC SOIC packaging - making it optimal for interrupt-sensitive industrial microcontrollers requiring deterministic communication pause/resume behavior.

Availability

AT25128AN-10SI-1.8 is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics equipment, automotive telematics loggers, and smart energy meters requiring stable component supply across extended product lifecycles.

Supply support for AT25128AN-10SI-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad industrial and automotive qualification expertise.

The AT25128AN-10SI-1.8 belongs to Microchip's legacy Atmel SPI EEPROM product line, engineered for robust, low-voltage nonvolatile storage in harsh-environment embedded systems where reliability and long-term data integrity are critical.

FAQ

What is the supply voltage range supported by the AT25128AN-10SI-1.8?

The AT25128AN-10SI-1.8 operates from 1.8 V to 5.5 V, enabling direct integration with 1.8 V, 2.5 V, 3.3 V, and 5 V logic systems without level shifters. Its DC characteristics - including standby current (0.2 µA typ. at 1.8 V) and output drive strength - are fully specified across this full range, ensuring consistent performance in mixed-voltage designs.

Does the AT25128AN-10SI-1.8 support both SPI Mode 0 and Mode 3?

Yes, the AT25128AN-10SI-1.8 explicitly supports SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as confirmed in its official datasheet. This dual-mode capability allows seamless interoperability with a wide range of microcontrollers - including legacy 8051 derivatives using Mode 3 and modern ARM-based SoCs using Mode 0 - without requiring hardware or firmware adaptation.

How does the HOLD pin function in the AT25128AN-10SI-1.8?

The HOLD pin in the AT25128AN-10SI-1.8 suspends ongoing SPI communication without resetting the internal sequence: when asserted low while SCK is low, it places SO in high-impedance state and ignores SI inputs until de-asserted. This enables microcontrollers to service time-critical interrupts (e.g., ADC conversion complete) mid-transaction, then resume exactly where paused - a feature absent in many competing EEPROMs.

What memory protection mechanisms does the AT25128AN-10SI-1.8 provide?

The AT25128AN-10SI-1.8 provides layered protection: hardware write protection via the WP pin (when WPEN = 1), software-controlled block protection (BP0/BP1 bits locking top 1/4, 1/2, or full array), and write-enable latching (WREN/WRDI). These operate independently - e.g., WP can lock status register writes while allowing unprotected memory writes - giving designers granular control over firmware update safety.

Is the AT25128AN-10SI-1.8 qualified for automotive applications?

Yes, the AT25128AN-10SI-1.8 is offered in automotive-grade variants (e.g., AT25128AN-10SE-2.7) qualified to AEC-Q100 Grade 1 (−40°C to +125°C). While the -10SI-1.8 variant is rated for industrial temperature (−40°C to +85°C), its underlying die and process are automotive-capable, and it shares identical reliability specs - 100,000 write cycles and >100-year data retention - meeting functional safety requirements for non-safety-critical automotive subsystems.

AT25128AN-10SI-1.8 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 128Kbit

Memory Organization:: 16K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

AT25128AN-10SI-1.8 FAQ

1.How can I place an order for AT25128AN-10SI-1.8 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT25128AN-10SI-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT25128AN-10SI-1.8 reliable?

The price and inventory of AT25128AN-10SI-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128AN-10SI-1.8 is usually 5 days.

3.What payment methods are accepted for AT25128AN-10SI-1.8?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128AN-10SI-1.8 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT25128AN-10SI-1.8?

AT25128AN-10SI-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT25128AN-10SI-1.8 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT25128AN-10SI-1.8?

For technical support, including AT25128AN-10SI-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128AN-10SI-1.8 requirements.

6.How does Aetrix verify that AT25128AN-10SI-1.8 is sourced from the original manufacturer or authorized distributors?

All AT25128AN-10SI-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128AN-10SI-1.8 meets industry standards.

7.What is the process for return or replacement of AT25128AN-10SI-1.8?

All AT25128AN-10SI-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128AN-10SI-1.8, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT25128AN-10SI-1.8 part is unused and in its original packaging.

Return procedure for AT25128AN-10SI-1.8:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…