My Inquiry
My Account
Microchip Technology AT25128AN-10SI-2.7
- Part No.:
- AT25128AN-10SI-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25128AN-10SI-2.7.pdf
- Description:
- IC EEPROM 128KBIT SPI 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,131
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128AN-10SI-2.7 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating from 2.7V to 5.5V, featuring 20 MHz max clock rate at 5V, 64-byte page write capability, and hardware/software write protection via WP and HOLD pins. It serves as nonvolatile configuration storage in industrial controllers, automotive body modules, and embedded sensor nodes requiring reliable low-voltage data retention.
For engineers reviewing the AT25128AN-10SI-2.7 datasheet, AT25128AN-10SI-2.7 pinout, AT25128AN-10SI-2.7 application, or AT25128AN-10SI-2.7 equivalent, key selection criteria include SPI Mode 0/3 compatibility, −40°C to +85°C industrial temperature range, JEDEC SOIC-8 package, 100,000 write endurance, and block protection granularity (1/4, 1/2, or full array).
Technical Context
The AT25128AN-10SI-2.7 implements a synchronous SPI slave interface with separate SI (input) and SO (output) lines, supporting MSB-first transmission and op-code–driven command execution (e.g., WREN, WRITE, RDSR). Its internal architecture includes a nonvolatile status register with BP0/BP1 for block protection and WPEN for hardware write protect enable control.
It operates exclusively as a slave device with chip-select–gated communication; the HOLD pin suspends ongoing transfers without resetting the sequence, while the WP pin-when enabled-blocks writes to protected memory regions and the status register. All write cycles are self-timed with ≤5 ms duration and require explicit WREN activation prior to WRITE.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8), sufficient for firmware parameter tables or calibration data in resource-constrained systems |
| Supply Voltage Range | 2.7V to 5.5V - supports direct interfacing with 3.3V and 5V microcontrollers without level shifting |
| Max Clock Frequency | 20 MHz at VCC = 5V - enables fast bulk read/write for time-critical logging applications |
| Write Endurance | 100,000 cycles - ensures long-term reliability in devices performing periodic configuration updates |
| Data Retention | >100 years - guarantees persistent storage across product lifecycles without refresh |
| Operating Temperature | −40°C to +85°C - qualified for industrial and automotive under-hood environments |
| Package | 8-lead JEDEC SOIC (8S1), 150-mil width - standard footprint compatible with automated PCB assembly |
Pinout & Package
AT25128AN-10SI-2.7 is housed in an 8-lead JEDEC-standard SOIC package (8S1), 0.150" wide, with gull-wing leads and 1.27 mm pitch. Pin 1 is marked by a notch or dot; the package meets RoHS, lead-free, and halogen-free requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal - must be driven low to initiate SPI communication; high-Z SO when CS is high |
| SCK | Serial Clock | Master-generated clock input - synchronizes all SI/SO data transfers; supports modes 0 and 3 |
| SI | Serial Data Input | Command/address/data input path - accepts op-codes (e.g., 0x02 for WRITE) and payload bytes |
| SO | Serial Data Output | Read data output path - tri-stated when CS is high or during HOLD; MSB-first format |
| GND | Ground Reference | Primary return path for VCC and I/O signals - requires low-impedance connection to system ground plane |
| VCC | Power Supply | Single supply input - powers internal logic and memory array; bypass capacitor (0.1 µF) recommended near pin |
| WP | Write Protect | Hardware lock control - blocks status register and protected memory writes when WP = low and WPEN = 1 |
| HOLD | Communication Suspend | Pauses active SPI transfer - holds SO in high-Z and ignores SI while SCK is low; resumes on rising HOLD edge |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Enables interoperability with diverse MCUs including ARM Cortex-M, PIC, and STM32 families without protocol translation |
| 64-byte Page Write | Reduces write latency versus byte-write - allows efficient programming of configuration blocks up to 64 bytes per cycle |
| Block Write Protection | Configurable via status register (BP1/BP0) to lock top 1/4, 1/2, or entire memory - prevents accidental overwrite of critical firmware data |
| Hardware + Software Protection | Combines WP pin (physical lock) and WRSR instruction (programmable lock) - provides layered security for production programming and field updates |
| Self-timed Write Cycle | No external erase step required - simplifies firmware design and eliminates timing-critical erase management code |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module |
|---|---|
Use Scenario: Storing calibrated sensor offsets, I/O mapping, and user-defined logic parameters in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register - retains settings across power cycles and supports field updates via SPI. Use Value: Enables plug-and-play reconfiguration without firmware reflashing; 100K endurance supports decades of maintenance cycles. | Use Scenario: Holding door lock actuator profiles, lighting dimming curves, and seat position presets in vehicle body electronics. IC Role / Device Role / Timing Role: Parameter memory peripheral - accessed during boot and runtime by 8-bit/32-bit MCU over SPI bus. Use Value: −40°C to +85°C rating ensures operation in engine bay proximity; WP/HOLD pins allow safe in-vehicle updates. |
| Medical Diagnostic Instrument Calibration | Smart Energy Meter Firmware Parameters |
Use Scenario: Archiving factory-calibrated ADC gain/offset coefficients and sensor linearity correction tables in portable analyzers. IC Role / Device Role / Timing Role: Trusted calibration data vault - write-protected during normal operation using BP bits and WP pin. Use Value: >100-year data retention meets ISO 13485 long-term traceability requirements; 2.7V min VCC supports battery-backed operation. | Use Scenario: Storing tariff schedules, metering constants, and tamper-event logs in utility-grade electricity meters. IC Role / Device Role / Timing Role: Secure parameter repository - accessed by metrology SoC during initialization and scheduled reads. Use Value: Block protection prevents unauthorized modification of billing parameters; 5 ms write time enables rapid log updates during power fail events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | STMicroelectronics 128 Kbit SPI EEPROM; identical 2.7–5.5V range, 20 MHz speed, SOIC-8 package, but uses different status register bit layout and lacks HOLD pin | Supports same industrial temperature range and page write, but HOLD functionality absent - unsuitable where master-initiated pause is required | Select M95128-WMN6TP only if HOLD is unused and ST's write-protection scheme aligns with system firmware |
| BR24G128FJ-WE2 | Rohm 128 Kbit SPI EEPROM; 1.7–5.5V range, 10 MHz max clock, TSSOP-8 package, integrated error correction (ECC), no WP/HOLD pins | Lower speed and no hardware suspend/protection - targets cost-sensitive consumer applications, not industrial control | Choose BR24G128FJ-WE2 only for battery-powered devices needing ultra-low ISB (<1 µA) and ECC robustness, not real-time control |
Compared with M95128-WMN6TP and BR24G128FJ-WE2, AT25128AN-10SI-2.7 uniquely delivers HOLD functionality, consistent WP/HOLD pin behavior across voltage ranges, and verified −40°C to +85°C performance - making it optimal for deterministic industrial SPI subsystems requiring guaranteed suspend and hardware lock.
Availability
AT25128AN-10SI-2.7 is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, and medical instrumentation requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for AT25128AN-10SI-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog, FPGA, and memory solutions, with broad industrial and automotive qualification expertise.
The AT25128AN-10SI-2.7 belongs to Microchip's legacy Atmel SPI EEPROM family, designed specifically for robust, low-power nonvolatile data storage in harsh environments where deterministic timing and hardware-level write protection are essential.
FAQ
What is the maximum clock frequency supported by the AT25128AN-10SI-2.7?
The AT25128AN-10SI-2.7 supports up to 20 MHz SCK frequency at VCC = 5.0V, 10 MHz at 2.7V–3.6V, and 5 MHz at 1.8V–2.6V. These values are specified in the AC Characteristics table and validated across the full industrial temperature range (−40°C to +85°C). The AT25128AN-10SI-2.7 must be operated within these limits to ensure reliable command execution and data integrity during read/write cycles.
Does the AT25128AN-10SI-2.7 support both SPI Mode 0 and Mode 3?
Yes, the AT25128AN-10SI-2.7 explicitly supports SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as confirmed in the Features section and Functional Description. This dual-mode capability allows seamless integration with microcontrollers that default to either polarity/phase configuration without requiring additional software abstraction layers. The AT25128AN-10SI-2.7 does not support Modes 1 or 2.
How does the HOLD pin function during an active SPI transaction on the AT25128AN-10SI-2.7?
The HOLD pin on the AT25128AN-10SI-2.7 suspends serial communication when driven low while SCK is low - preserving the current address and data state without resetting the sequence. During HOLD, SI inputs are ignored and SO enters high-impedance. To resume, HOLD must be raised high while SCK remains low. This behavior is defined in the HOLD functional description and timing diagrams. The AT25128AN-10SI-2.7 maintains full compatibility with this protocol across all supported voltage and temperature conditions.
What memory protection options are available on the AT25128AN-10SI-2.7?
The AT25128AN-10SI-2.7 offers three levels of block write protection (none, top 1/4, top 1/2, or full array) controlled by BP0/BP1 bits in the status register, plus hardware write protection via the WP pin when WPEN = 1. Protection is nonvolatile and persists across power cycles. The AT25128AN-10SI-2.7 also supports software write disable (WRDI) and write enable (WREN) instructions for dynamic control. All protection mechanisms are tested and guaranteed per datasheet specifications.
Is the AT25128AN-10SI-2.7 pin-compatible with other variants in the AT25128A family?
Yes, the AT25128AN-10SI-2.7 shares identical pinout and electrical characteristics with all AT25128A variants in the 8-lead JEDEC SOIC (8S1) package, including AT25128A-10PI-2.7 and AT25128AW-10SI-2.7. Differences are limited to temperature grade (industrial vs. extended), voltage option (2.7V vs. 1.8V), and packaging (PDIP vs. SOIC vs. TSSOP). The AT25128AN-10SI-2.7 is fully interchangeable at the board level with other 8S1-packaged AT25128A parts.
AT25128AN-10SI-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25128AN-10SI-2.7 FAQ
1.How can I place an order for AT25128AN-10SI-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128AN-10SI-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128AN-10SI-2.7 reliable?
The price and inventory of AT25128AN-10SI-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128AN-10SI-2.7 is usually 5 days.
3.What payment methods are accepted for AT25128AN-10SI-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128AN-10SI-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128AN-10SI-2.7?
AT25128AN-10SI-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128AN-10SI-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128AN-10SI-2.7?
For technical support, including AT25128AN-10SI-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128AN-10SI-2.7 requirements.
6.How does Aetrix verify that AT25128AN-10SI-2.7 is sourced from the original manufacturer or authorized distributors?
All AT25128AN-10SI-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128AN-10SI-2.7 meets industry standards.
7.What is the process for return or replacement of AT25128AN-10SI-2.7?
All AT25128AN-10SI-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128AN-10SI-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128AN-10SI-2.7 part is unused and in its original packaging.
Return procedure for AT25128AN-10SI-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128AN-10SI-2.7 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
