Microchip Technology AT25128N-10SC-1.8
- Part No.:
- AT25128N-10SC-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25128N-10SC-1.8.pdf
- Description:
- IC EEPROM 128KBIT SPI 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,831
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128N-10SC-1.8 from Atmel (now Microchip) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating at 1.8 V to 3.6 V supply, supporting 3 MHz clock rate, 64-byte page write, and hardware/software write protection via WP/HOLD pins. It serves as nonvolatile configuration storage in low-power embedded systems such as smart meters and IoT sensor nodes.
For engineers reviewing the AT25128N-10SC-1.8 datasheet, AT25128N-10SC-1.8 pinout, AT25128N-10SC-1.8 application, or AT25128N-10SC-1.8 equivalent, this page delivers verified electrical specs, SOIC-8 pin mapping, industrial-grade reliability data (100K write cycles, >200-year retention), and real-world use cases for secure firmware parameter storage.
Technical Context
The AT25128N-10SC-1.8 implements a standard 3-wire SPI slave interface with separate SI/SO lines, supports SPI Modes 0 and 3, and uses MSB-first transmission. Its internal architecture includes an 8-bit instruction register, status register with BP0/BP1/WE/WPEN bits, and automatic address increment during sequential reads.
Write operations require explicit WREN instruction prior to WRITE or WRSR; self-timed internal write cycle completes in 5 ms typical. Block write protection covers top 1/4, 1/2, or full array (0000–3FFFh), and HOLD suspends ongoing transfers without resetting sequence state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8) - sufficient for bootloader config, calibration tables, or device identity storage in space-constrained designs |
| Supply Voltage Range | 1.8 V to 3.6 V - enables direct interfacing with 1.8 V/3.3 V microcontrollers without level-shifting |
| Max Clock Frequency | 3 MHz - supports high-throughput parameter updates while maintaining timing margin across temperature |
| Write Cycle Time | 5 ms typical - defines minimum interval between successive page writes; impacts firmware update latency |
| Endurance | 100,000 write cycles - ensures reliable operation over 10+ years in daily-configurable industrial equipment |
| Data Retention | >200 years - guarantees long-term integrity of stored calibration or security keys without refresh |
| ESD Protection | >4000 V HBM - provides robust handling during board assembly and field servicing |
Pinout & Package
AT25128N-10SC-1.8 is housed in an 8-pin EIAJ SOIC package (0.200" wide), compliant with JEDEC MS-012, with 1.27 mm pitch and 4.90 mm × 3.90 mm body dimensions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select | Active-low enable; must be held low during entire SPI transaction; high impedance on SO when deasserted |
| 2 SCK | Serial Clock Input | Master-generated clock; timing-critical path; requires clean edge with ≤800 ns low/high times at 1.8 V |
| 3 SO | Serial Data Output | Tri-state output; driven only when CS active and read command issued; high-Z after CS high |
| 4 WP | Write Protect Input | Hardware lock for status register and protected memory blocks when WPEN=1 and WP=low |
| 5 HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting internal address counter; requires SCK low to assert |
| 6 GND | Ground Reference | Signal and power return; must be low-impedance connection to minimize noise coupling into SO/SI |
| 7 VCC | Power Supply | 1.8–3.6 V input; decoupling capacitor (0.1 µF) required within 5 mm of pin for stable read/write margins |
| 8 SI | Serial Data Input | Command/address/data input; sampled on SCK rising edge in Mode 0; setup/hold times tighten at 1.8 V |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Interoperates with diverse MCUs including ARM Cortex-M, PIC, and MSP430 without protocol translation |
| 1.8 V Operation | Eliminates need for voltage translators in battery-powered or ultra-low-power systems |
| 64-byte Page Write | Reduces firmware update time by 64× vs. byte-write; minimizes host CPU overhead during bulk writes |
| Block Write Protection | Enables selective locking of critical sectors (e.g., calibration data) while allowing runtime updates to user parameters |
| HOLD Pin Functionality | Allows host MCU to service higher-priority interrupts mid-transfer without losing EEPROM state |
| WPEN Bit Control | Permits system-level write protection override via software, enabling secure factory programming sequences |
Applications
| Smart Energy Metering | Industrial PLC I/O Modules |
|---|---|
Use Scenario: Storing tariff schedules, meter calibration coefficients, and tamper-event logs in ANSI C12.19-compliant utility meters. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed data integrity across 15+ year field life and frequent partial rewrites. Use Value: Eliminates external backup batteries; leverages 100K endurance and >200-year retention to meet ANSI/IEEE longevity requirements. |
Use Scenario: Holding module identification, channel scaling factors, and diagnostic history in DIN-rail mounted analog I/O cards. IC Role / Device Role / Timing Role: SPI-accessible parameter store synchronized to controller's cyclic scan, tolerant of brownout conditions. Use Value: 1.8 V operation allows direct connection to 3.3 V FPGA I/O banks; HOLD pin enables deterministic response during watchdog resets. |
| Medical Wearable Sensors | Automotive Body Control Units |
Use Scenario: Saving patient-specific thresholds, sensor offset corrections, and usage counters in FDA Class II wearable ECG monitors. IC Role / Device Role / Timing Role: Secure, low-power configuration memory accessed during boot and periodic calibration routines. Use Value: Hardware write protection (WP pin + BP bits) prevents accidental overwrite of clinical settings during firmware upgrades. |
Use Scenario: Storing seat position presets, mirror fold/unfold profiles, and lighting configuration in LIN-connected door modules. IC Role / Device Role / Timing Role: SPI EEPROM interfaced to 8-bit automotive MCU; withstands -40°C to +105°C ambient per AEC-Q100 stress testing. Use Value: Industrial temperature grade (-40°C to +85°C) and 4 kV ESD rating ensure reliability in harsh vehicle environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit SPI EEPROM, 2.5–5.5 V supply, 20 MHz max clock, SOIC-8 package | Higher speed and wider voltage range; lacks HOLD pin and 1.8 V support | Choose for systems requiring faster writes or 5 V compatibility, but verify absence of HOLD does not impact interrupt handling. |
| BR24G128FJ-WE2 | 128 Kbit I²C EEPROM, 1.7–5.5 V, 1 MHz max, 8-pin TSSOP | I²C interface instead of SPI; no WP/HOLD pins; different command set and timing | Select when board already uses I²C bus and pin count is constrained; avoid if SPI master resources are dedicated and timing-critical. |
Compared with M95128-WMN6TP and BR24G128FJ-WE2, AT25128N-10SC-1.8 uniquely delivers 1.8 V operation with HOLD functionality and SPI Mode 0/3 flexibility-critical for ultra-low-power, interrupt-resilient embedded control where voltage headroom and deterministic communication suspension matter.
Availability
AT25128N-10SC-1.8 is available at Aetrix Electronics and suitable for smart metering, industrial PLCs, medical wearables, and automotive body electronics requiring stable component supply, long-life data retention, and industrial temperature compliance.
Supply support for AT25128N-10SC-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology (formerly Atmel) is a global semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for industrial, automotive, and consumer markets.
The AT25128N-10SC-1.8 belongs to the AT25xxx SPI EEPROM product line, designed specifically for low-voltage, high-reliability configuration storage in resource-constrained embedded systems where write endurance and data integrity are mission-critical.
FAQ
What is the maximum clock frequency supported by AT25128N-10SC-1.8?
The AT25128N-10SC-1.8 supports up to 3 MHz SCK frequency when operating at 1.8 V to 3.6 V. This value is specified in the AC Characteristics table under fSCK for the 1.8–3.6 V voltage range and reflects the maximum guaranteed timing margin across industrial temperature conditions.
Does AT25128N-10SC-1.8 support both SPI Mode 0 and Mode 3?
Yes, AT25128N-10SC-1.8 explicitly supports SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1), as confirmed in the Features section. This dual-mode capability ensures interoperability with a broad range of microcontroller SPI peripherals without requiring mode-specific firmware adaptation.
How does the HOLD pin function during an active SPI transaction in AT25128N-10SC-1.8?
In AT25128N-10SC-1.8, the HOLD pin suspends serial communication when pulled low while SCK is low, preserving the current address and instruction state. Communication resumes upon returning HOLD high while SCK remains low-no reinitialization or restart of the command sequence is needed, enabling deterministic interrupt handling.
What write protection mechanisms are implemented in AT25128N-10SC-1.8?
AT25128N-10SC-1.8 provides dual-layer write protection: hardware-based via the WP pin (when WPEN=1), and software-configurable block protection (BP0/BP1 bits) for top 1/4, 1/2, or full memory array. Both mechanisms prevent unintended writes to critical configuration sectors during power transitions or firmware errors.
Is AT25128N-10SC-1.8 rated for industrial temperature operation?
Yes, AT25128N-10SC-1.8 is qualified for industrial temperature range (-40°C to +85°C), as indicated by the "I" suffix in its ordering code family and confirmed in the Ordering Information table. This rating applies to all electrical and timing specifications under the 1.8–3.6 V supply condition.
AT25128N-10SC-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 2.1 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25128N-10SC-1.8 FAQ
1.How can I place an order for AT25128N-10SC-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128N-10SC-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128N-10SC-1.8 reliable?
The price and inventory of AT25128N-10SC-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128N-10SC-1.8 is usually 5 days.
3.What payment methods are accepted for AT25128N-10SC-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128N-10SC-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128N-10SC-1.8?
AT25128N-10SC-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128N-10SC-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128N-10SC-1.8?
For technical support, including AT25128N-10SC-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128N-10SC-1.8 requirements.
6.How does Aetrix verify that AT25128N-10SC-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25128N-10SC-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128N-10SC-1.8 meets industry standards.
7.What is the process for return or replacement of AT25128N-10SC-1.8?
All AT25128N-10SC-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128N-10SC-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128N-10SC-1.8 part is unused and in its original packaging.
Return procedure for AT25128N-10SC-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128N-10SC-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
