My Inquiry
My Account
Microchip Technology AT25128N-10SC-2.7
- Part No.:
- AT25128N-10SC-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25128N-10SC-2.7.pdf
- Description:
- IC EEPROM 128KBIT SPI 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,978
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128N-10SC-2.7 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8-bit words, operating at 2.7V–5.5V supply, supporting 3 MHz clock rate, 64-byte page write, and hardware/software write protection via WP/HOLD pins. It serves as nonvolatile configuration storage in industrial controllers, sensor nodes, and power management systems.
For engineers reviewing the AT25128N-10SC-2.7 datasheet, AT25128N-10SC-2.7 pinout, AT25128N-10SC-2.7 application, or AT25128N-10SC-2.7 equivalent, key selection criteria include its 2.7V low-voltage operation, 100,000 write endurance, >200-year data retention, SOIC-8 package compatibility, and SPI Mode 0/3 interface timing compliance.
Technical Context
The AT25128N-10SC-2.7 implements a synchronous SPI slave interface with separate SI (input) and SO (output) lines, requiring CS activation and MSB-first 8-bit op-code + address + data framing. Its internal status register controls block write protection (BP0/BP1), write enable latch (WEN), and write protect enable (WPEN).
It supports self-timed internal write cycles (5 ms typical), no external erase required, and dual-layer data protection: hardware via WP pin (when WPEN=1) and software via WRSR instruction. HOLD pin suspends ongoing serial transfers without resetting sequence state, enabling multi-device bus arbitration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8-bit words) - sufficient for firmware parameter tables, calibration data, or device identity storage in space-constrained designs. |
| Supply Voltage Range | 2.7V to 5.5V - enables direct integration into mixed-voltage systems without level-shifting for 3.3V or 5V microcontrollers. |
| Max Clock Frequency | 3 MHz - supports high-throughput configuration reads/writes while maintaining robust noise immunity on PCB traces up to ~10 cm. |
| Write Endurance | 100,000 cycles - ensures reliable logging of infrequent system events (e.g., metering counts, fault records) over 10+ years of field operation. |
| Data Retention | >200 years at 25°C - guarantees long-term integrity of factory-programmed identifiers, security keys, or calibration coefficients without refresh. |
| Page Write Size | 64 bytes - reduces write latency versus byte-write mode; allows efficient bulk updates of contiguous configuration blocks. |
| ESD Protection | >4000 V HBM - provides robust handling during board assembly and field service without additional protection circuitry. |
Pinout & Package
AT25128N-10SC-2.7 uses an 8-pin EIAJ SOIC (8S2) package measuring 4.90 mm × 3.90 mm × 1.75 mm, with gull-wing leads and standard 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select | Active-low enable signal; must be held low for entire SPI transaction; high-impedance SO output when deasserted. |
| 2 SO | Serial Data Output | Tri-state open-drain output; delivers read data MSB-first; enters high-Z when CS high or HOLD active. |
| 3 WP | Write Protect | Hardware lock for status register writes when WPEN=1; prevents accidental corruption of BP0/BP1/WPEN bits. |
| 4 GND | Ground Reference | Primary return path for VCC current and logic signals; requires low-impedance connection to system ground plane. |
| 5 VCC | Power Supply | 2.7–5.5 V input; decoupling capacitor (0.1 µF ceramic) required within 5 mm of pin for stable SPI timing. |
| 6 HOLD | Serial Communication Suspend | Pauses ongoing SPI transfer (e.g., during interrupt servicing) without losing address counter state or requiring reinitialization. |
| 7 SCK | Serial Clock Input | Master-generated edge-triggered clock; rising edge samples SI, falling edge drives SO; max 3 MHz frequency. |
| 8 SI | Serial Data Input | Accepts op-codes, addresses, and write data MSB-first; ignored during HOLD or when CS high. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Compatibility | Supports both CPOL=0/CPHA=0 and CPOL=1/CPHA=1 configurations, ensuring interoperability with diverse MCU families (e.g., STM32, PIC, NXP LPC). |
| Block Write Protection | Configurable via status register to lock top 1/4 (0x3000–0x3FFF), top 1/2 (0x2000–0x3FFF), or full array - prevents firmware corruption during field updates. |
| Self-Timed Write Cycle | No external timing control needed; internal logic manages erase/write sequence; RDY bit indicates completion via RDSR instruction. |
| Low Standby Current | 2.0 µA max at 2.7V (ISB2) - extends battery life in always-on IoT sensors or portable medical devices between write operations. |
| Industrial Temperature Range | -40°C to +85°C operation - validated for deployment in motor drives, automotive body modules, and outdoor infrastructure equipment. |
Applications
| Industrial PLC Configuration Storage | Smart Sensor Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via SPI during boot and runtime reconfiguration; RDY polling synchronizes writes with scan cycle timing. Use Value: Enables field-upgradable control logic without requiring EEPROM replacement; 100K endurance supports decades of parameter adjustments across maintenance cycles. |
Use Scenario: Retaining factory-calibrated offset/gain coefficients and temperature compensation tables in MEMS pressure or humidity sensors. IC Role / Device Role / Timing Role: Read-once-at-boot storage element; accessed during sensor initialization to correct raw ADC outputs before digital transmission. Use Value: Eliminates need for external calibration hardware; >200-year retention ensures accuracy drift remains dominated by sensor physics, not memory degradation. |
| Power Supply Sequencing Controller | Medical Device Usage Log |
Use Scenario: Holding startup delay values, voltage ramp rates, and fault recovery policies in multi-rail DC-DC sequencers for FPGA or ASIC power domains. IC Role / Device Role / Timing Role: SPI-configurable timing reference; write-protected during normal operation to prevent corruption from transient noise on control bus. Use Value: Allows single hardware design to support multiple end-equipment variants via software-defined sequencing profiles, reducing BOM complexity. |
Use Scenario: Recording timestamped usage hours, self-test results, and error codes in portable diagnostic equipment subject to regulatory audit requirements. IC Role / Device Role / Timing Role: Tamper-resistant event logger; WP pin tied low during production to lock critical fields, with software write-enable only for authorized service personnel. Use Value: Meets IEC 62304 traceability mandates; 4 kV ESD rating ensures reliability during clinical handling and sterilization cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | STMicroelectronics 128 Kbit SPI EEPROM; identical 8-pin SOIC package, 2.5–5.5 V range, 20 MHz max clock, but lacks HOLD pin and uses different status register layout. | Requires firmware adaptation for HOLD suspension and status bit interpretation; higher speed suits burst-read applications but adds timing validation overhead. | Select when maximum read throughput is critical and HOLD functionality is unused; verify WPEN/BP bit mapping against AT25128N-10SC-2.7. |
| BR24G128FJ-WE2 | Rohm 128 Kbit SPI EEPROM; 8-pin TSSOP package, 1.7–5.5 V range, 10 MHz max clock, integrated write protection via software-only lock bits (no WP pin). | Smaller footprint (3×4.4 mm vs. 4.9×3.9 mm) but requires PCB redesign; no hardware WP pin necessitates stricter software access control. | Choose for space-constrained designs where board real estate is premium and hardware write protection is managed at MCU level. |
Compared with M95128-WMN6TP and BR24G128FJ-WE2, AT25128N-10SC-2.7 offers unique HOLD pin functionality for deterministic bus arbitration and a proven 2.7V–5.5V voltage window with documented 100K endurance - making it optimal for industrial systems requiring robustness over raw speed or miniaturization.
Availability
AT25128N-10SC-2.7 is available at Aetrix Electronics and suitable for industrial PLCs, smart sensors, power sequencers, and medical loggers requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for AT25128N-10SC-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT25xxx EEPROM family, delivering high-reliability nonvolatile memory solutions since 1999.
The AT25128N-10SC-2.7 belongs to Microchip's legacy SPI serial EEPROM product line, engineered specifically for industrial and automotive applications demanding guaranteed data integrity, low-power operation, and long-term manufacturability.
FAQ
What is the operating voltage range for the AT25128N-10SC-2.7?
The AT25128N-10SC-2.7 operates from 2.7 V to 5.5 V, as specified in its ordering code suffix "-2.7". This range supports direct interfacing with both 3.3 V and 5 V microcontrollers without level translation, and its DC characteristics (e.g., ISB2 = 2.0 µA max) are validated across this full span.
Does the AT25128N-10SC-2.7 support SPI Mode 3 (CPOL=1, CPHA=1)?
Yes, the AT25128N-10SC-2.7 explicitly supports SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1), as confirmed in its Features section. This dual-mode capability ensures compatibility with MCUs like certain PIC and AVR families that default to Mode 3 for legacy peripheral support.
How does the HOLD pin function during an active SPI transaction on the AT25128N-10SC-2.7?
The HOLD pin on the AT25128N-10SC-2.7 suspends serial communication when driven low while SCK is low, preserving the internal address counter and command state. When released (HOLD high), the transaction resumes from the exact point of suspension - enabling deterministic interrupt handling without retransmission overhead.
What is the maximum write endurance and data retention specification for the AT25128N-10SC-2.7?
The AT25128N-10SC-2.7 guarantees 100,000 write/erase cycles and >200 years of data retention at 25°C. These values are characterized per JEDEC standards and apply to all memory locations, including those under block write protection when unlocked.
Can the AT25128N-10SC-2.7 be used in industrial temperature environments?
Yes, the "I" suffix in the full part number AT25128N-10SC-2.7 denotes Industrial grade (-40°C to +85°C) qualification. Its DC and AC characteristics, including tWC (5 ms max write cycle) and fSCK (3 MHz), are fully specified across this range, making it suitable for factory-floor and outdoor deployments.
AT25128N-10SC-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25128N-10SC-2.7 FAQ
1.How can I place an order for AT25128N-10SC-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128N-10SC-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128N-10SC-2.7 reliable?
The price and inventory of AT25128N-10SC-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128N-10SC-2.7 is usually 5 days.
3.What payment methods are accepted for AT25128N-10SC-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128N-10SC-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128N-10SC-2.7?
AT25128N-10SC-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128N-10SC-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128N-10SC-2.7?
For technical support, including AT25128N-10SC-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128N-10SC-2.7 requirements.
6.How does Aetrix verify that AT25128N-10SC-2.7 is sourced from the original manufacturer or authorized distributors?
All AT25128N-10SC-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128N-10SC-2.7 meets industry standards.
7.What is the process for return or replacement of AT25128N-10SC-2.7?
All AT25128N-10SC-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128N-10SC-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128N-10SC-2.7 part is unused and in its original packaging.
Return procedure for AT25128N-10SC-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128N-10SC-2.7 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
