My Inquiry
My Account
Microchip Technology AT25128N-10SI
- Part No.:
- AT25128N-10SI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25128N-10SI.pdf
- Description:
- IC EEPROM 128KBIT SPI 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,828
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128N-10SI from Atmel (now Microchip) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8-bit words, operating from 2.7V to 5.5V with 3 MHz max clock rate, 5 ms typical write cycle time, and industrial temperature range (–40°C to +85°C). It serves as nonvolatile configuration/data storage in microcontroller-based systems requiring low-power, byte- or page-level writes and hardware/software write protection.
For engineers reviewing the AT25128N-10SI datasheet, AT25128N-10SI pinout, AT25128N-10SI application, or AT25128N-10SI equivalent, key selection considerations include its 8-pin SOIC (EIAJ) package, SPI Mode 0/3 compatibility, block write protection (1/4, 1/2, or full array), HOLD/CS-controlled serial suspension, and 100,000 write endurance with >200-year data retention.
Technical Context
The AT25128N-10SI functions exclusively as an SPI slave device with separate SI (input) and SO (output) pins, supporting MSB-first transmission and standard op-codes (READ, WRITE, WREN, RDSR, WRSR). Its internal architecture includes a nonvolatile status register with BP0/BP1 for block protection and WPEN for hardware write protect enable/disable.
It implements self-timed internal write cycles-no external erase required-and supports 64-byte page writes with automatic address incrementing. The HOLD pin suspends ongoing serial transfers without resetting the sequence, while the WP pin (when WPEN = 1) blocks status register writes during low assertion, enabling robust dual-layer data protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8-bit words) - sufficient for firmware parameter tables, calibration data, or device identity storage in space-constrained designs. |
| Supply Voltage Range | 2.7V to 5.5V - enables direct interface with 3.3V and 5V microcontrollers without level-shifting. |
| Max Clock Frequency | 3 MHz - supports high-throughput configuration reads and moderate-speed logging in real-time systems. |
| Write Cycle Time | 5 ms typical - defines minimum interval between successive write commands; impacts firmware update latency and logging granularity. |
| Endurance | 100,000 write cycles - ensures reliable operation over product lifetime in applications with frequent parameter updates. |
| Data Retention | >200 years - guarantees long-term integrity of stored calibration, serial numbers, or security keys without refresh. |
| Operating Temperature | –40°C to +85°C - qualified for industrial control, automotive body electronics, and outdoor embedded equipment. |
Pinout & Package
AT25128N-10SI is housed in an 8-pin EIAJ SOIC package (0.200" wide), with pin 1 marked by a notch or dot. Pin assignments are fully defined per Atmel's official pin configuration diagrams and verified across multiple revision documents.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select | Active-low enable signal; must be low to accept SPI commands; high impedance on SO when deasserted. |
| 2 SCK | Serial Clock | Input-only synchronous clock; timing governs all data transfers; supports SPI Modes 0 and 3. |
| 3 SI | Serial Data Input | Master-to-slave command/address/data input; sampled on SCK rising edge in Mode 0. |
| 4 SO | Serial Data Output | Slave-to-master data output; driven only when CS is low and command requires response (e.g., READ). |
| 5 GND | Ground Reference | Primary return path for VCC and I/O signals; must be low-impedance to ensure noise immunity during read/write. |
| 6 VCC | Power Supply | 2.7V–5.5V supply input; decoupling capacitor (0.1 µF) required near pin for stable SPI operation. |
| 7 WP | Write Protect | Hardware lock for status register; active-low only when WPEN bit = 1; prevents accidental configuration corruption. |
| 8 HOLD | Serial Suspend | Pauses ongoing SPI transfer without resetting sequence; requires SCK low before assertion for reliable hold entry. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Compatible with most 8-bit and 32-bit MCUs (e.g., AVR, PIC, STM32) without custom driver logic or mode translation. |
| 64-byte Page Write | Enables efficient bulk programming of configuration blocks-reduces host CPU overhead vs. byte-by-byte writes. |
| Block Write Protection | Configurable via status register to lock top 1/4 (0x3000–0x3FFF), top 1/2, or entire memory array-prevents firmware overwrite during field updates. |
| HOLD Pin Functionality | Allows host MCU to temporarily halt EEPROM communication during interrupt service or bus arbitration-preserves transaction state. |
| 100,000 Write Cycles | Validated endurance at industrial temperature ensures ≥10 years of daily 27-write operations (e.g., sensor calibration logs). |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via SPI during boot and runtime reconfiguration; HOLD used during controller interrupt handling. Use Value: Ensures deterministic startup behavior and field-updatable parameters without battery-backed SRAM or external backup power. |
Use Scenario: Retaining sensor offset/gain coefficients and patient-specific settings in portable diagnostic equipment subject to regulatory traceability requirements. IC Role / Device Role / Timing Role: Secure, tamper-resistant data vault; WP pin tied low with WPEN enabled to prevent accidental recalibration during servicing. Use Value: Meets IEC 62304 data integrity requirements with >200-year retention and 100K-cycle endurance for periodic recalibration. |
| Automotive Body Control Module | Smart Meter Firmware Parameters |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock configurations in 12V automotive systems with wide input voltage transients. IC Role / Device Role / Timing Role: Industrial-grade EEPROM interfaced to CAN-connected MCU; operates reliably across –40°C to +85°C ambient and load-dump conditions. Use Value: Eliminates need for external voltage supervisors or charge pumps-direct 2.7V–5.5V operation simplifies power design. |
Use Scenario: Holding tariff schedules, meter ID, and cryptographic keys in utility smart meters requiring decades-long field deployment. IC Role / Device Role / Timing Role: Long-life data storage element; block protection locks critical firmware parameters against unauthorized modification via HAN interface. Use Value: Supports DLMS/COSEM compliance with hardware-enforced write protection and >200-year data retention under temperature cycling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | STMicroelectronics 128 Kbit SPI EEPROM; 2.5–5.5V supply; 20 MHz max clock; 5 ms write cycle; same 8-pin SOIC (SO8) package. | Higher speed enables faster firmware updates; identical industrial temp grade and 100K endurance. | Preferred when system clock budget allows >3 MHz SPI or when ST's ecosystem integration (e.g., STM32 HAL) is standardized. |
| BR24G128FJ-WE2 | Rohm 128 Kbit SPI EEPROM; 1.7–5.5V supply; 10 MHz max clock; 5 ms write cycle; 8-pin SOP-J8 (JEDEC SOIC) package, pin-compatible footprint. | Wider 1.7V min supply supports ultra-low-power battery operation; AEC-Q200 qualified for automotive use. | Select for battery-powered IoT sensors or automotive infotainment where sub-2.7V operation or AEC-Q200 qualification is mandatory. |
Compared with AT25128N-10SI, M95128-WMN6TP offers higher SPI bandwidth but shares identical endurance and retention; BR24G128FJ-WE2 extends voltage range downward and adds automotive qualification-neither is pin-compatible with the EIAJ SOIC variant of AT25128N-10SI, though footprint overlap enables PCB redesign with minimal layout impact.
Availability
AT25128N-10SI is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, automotive body electronics, and smart utility metering requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for AT25128N-10SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation-acquired by Microchip Technology in 2016-specializes in microcontrollers, nonvolatile memory, and secure authentication ICs for embedded applications.
The AT25128N-10SI belongs to Atmel's legacy SPI serial EEPROM family, designed specifically for reliable, low-power, byte-addressable nonvolatile storage in resource-constrained microcontroller systems across industrial and automotive markets.
FAQ
What is the operating voltage range for the AT25128N-10SI?
The AT25128N-10SI operates from 2.7V to 5.5V, supporting both 3.3V and 5V microcontroller interfaces without level shifters. This "2.7V" suffix denotes the low-voltage variant-distinct from the 5.0V-only (e.g., AT25128-10CC) or 1.8V (e.g., AT25128N-10SI-1.8) versions. Operation below 2.7V is not guaranteed and may result in unreliable writes or read failures.
Does the AT25128N-10SI support SPI Mode 1 or Mode 2?
No-the AT25128N-10SI explicitly supports only SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as confirmed in the Functional Description section. Attempting Mode 1 or Mode 2 will cause misaligned sampling of SI/SO data and corrupted transactions. Host firmware must configure the SPI peripheral accordingly.
How does the HOLD pin function during an active write cycle?
The HOLD pin has no effect during an internal write cycle (tWC); the AT25128N-10SI ignores HOLD assertions until the write completes. HOLD is only effective during active serial communication (e.g., READ or WRITE instruction transmission) and requires SCK to be low before assertion. Once asserted, it pauses data transfer without resetting the instruction counter.
Can the AT25128N-10SI be used as a direct replacement for AT25128N-10SC?
No-AT25128N-10SC uses an 8-pin JEDEC SOIC (0.150" wide), while AT25128N-10SI uses an 8-pin EIAJ SOIC (0.200" wide). Though both are 8-pin SOIC packages, their body widths and lead pitches differ, making them mechanically incompatible on the same PCB footprint. Electrical functionality is identical, but board layout revision is required.
What happens if the WP pin is held low while WPEN = 0 in the status register?
When WPEN = 0, the WP pin is disabled and has no effect-even if held low. Writes to unprotected memory regions and the status register remain fully functional. This allows safe installation in systems where WP is hardwired to ground, provided WPEN is cleared during initial programming. The AT25128N-10SI will ignore WP state entirely until WPEN is set to 1.
AT25128N-10SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25128N-10SI FAQ
1.How can I place an order for AT25128N-10SI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128N-10SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128N-10SI reliable?
The price and inventory of AT25128N-10SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128N-10SI is usually 5 days.
3.What payment methods are accepted for AT25128N-10SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128N-10SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128N-10SI?
AT25128N-10SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128N-10SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128N-10SI?
For technical support, including AT25128N-10SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128N-10SI requirements.
6.How does Aetrix verify that AT25128N-10SI is sourced from the original manufacturer or authorized distributors?
All AT25128N-10SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128N-10SI meets industry standards.
7.What is the process for return or replacement of AT25128N-10SI?
All AT25128N-10SI units undergo pre-shipment inspection (PSI). If there is an issue with AT25128N-10SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128N-10SI part is unused and in its original packaging.
Return procedure for AT25128N-10SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128N-10SI Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
