My Inquiry
My Account
Microchip Technology AT25128N1-10SC-2.7
- Part No.:
- AT25128N1-10SC-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25128N1-10SC-2.7.pdf
- Description:
- IC EEPROM 128KBIT SPI 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,661
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25128N1-10SC-2.7 from Microchip Technology (formerly Atmel) is a 128 Kbit SPI serial EEPROM organized as 16,384 × 8 bits, operating from 2.7V to 5.5V, supporting 3 MHz clock rate and 64-byte page write. It features hardware write protection via WP pin, HOLD for serial suspend, and block protection for 1/4, 1/2 or full memory array - used in industrial control modules for nonvolatile parameter storage.
For engineers reviewing the AT25128N1-10SC-2.7 datasheet, AT25128N1-10SC-2.7 pinout, AT25128N1-10SC-2.7 application, or AT25128N1-10SC-2.7 equivalent, key selection criteria include VCC range compatibility (2.7–5.5 V), SOIC-8 package footprint, SPI Mode 0/3 timing compliance, and 100,000-cycle endurance for embedded firmware configuration storage.
Technical Context
The AT25128N1-10SC-2.7 implements a synchronous SPI slave interface with separate SI (input) and SO (output) pins, requiring CS low to enable communication and supporting MSB-first data transfer. Its internal architecture includes an 8-bit instruction register handling op-codes like WREN, WRITE, RDSR, and WRSR.
It integrates nonvolatile status register bits (BP0/BP1/WPEN) controlling block write protection and hardware write enable/disable logic tied to the WP pin. The HOLD pin suspends ongoing serial transfers without resetting the sequence, while self-timed write cycles complete in 5 ms typical without external erase commands.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 128 Kbit (16,384 × 8) - sufficient for storing calibration tables, device IDs, and boot configuration in space-constrained MCU systems. |
| Supply Voltage Range | 2.7 V to 5.5 V - supports dual-rail designs and legacy 3.3 V/5 V systems without level-shifting. |
| Max Clock Frequency | 3 MHz - enables fast parameter reads/writes compatible with standard SPI peripherals on ARM Cortex-M and PIC microcontrollers. |
| Write Endurance | 100,000 cycles - ensures reliable field updates for firmware revision tracking and runtime logging over product lifetime. |
| Data Retention | >200 years - guarantees long-term integrity of stored settings without battery backup. |
| Page Write Size | 64 bytes - reduces transaction overhead during bulk configuration writes versus byte-by-byte programming. |
| Operating Temperature | −40°C to +85°C - qualified for industrial environments including motor drives and PLC I/O modules. |
Pinout & Package
AT25128N1-10SC-2.7 is housed in an 8-pin EIAJ SOIC package (0.200" wide), pin-compatible with JEDEC SOIC-8 footprints and suitable for reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be held low during entire SPI transaction to assert device on bus. |
| SCK | Serial Clock Input | Master-generated clock synchronizing all SI/SO data transfers; supports Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1). |
| SI | Serial Data Input | Receives op-codes, addresses, and write data from master; ignored when CS is high or HOLD is active. |
| SO | Serial Data Output | Drives read data and status bits; enters high-impedance state when CS is high or during HOLD suspension. |
| WP | Write Protect | Hardware lock for status register and protected memory blocks when WPEN=1 and WP=low; prevents accidental writes during power transitions. |
| HOLD | Serial Suspend | Pauses ongoing SPI communication without resetting address counter; requires SCK low during assertion/deassertion. |
| GND | Ground Reference | Return path for VCC and all I/O signals; must be low-impedance and decoupled near device. |
| VCC | Power Supply | Primary supply input (2.7–5.5 V); requires local 0.1 µF ceramic decoupling capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Block Write Protection | Configurable via status register to protect top 1/4, top 1/2, or entire memory array - prevents corruption of critical firmware parameters during field updates. |
| Hardware + Software Write Protection | WP pin disables status register writes when WPEN=1, while WREN/WRDI instructions provide runtime software control - layered security for safety-critical applications. |
| Self-Timed Write Cycle | 5 ms typical internal write time with no external timing constraints - simplifies host firmware by eliminating busy-wait loops or timeout management. |
| SPI Mode Compatibility | Supports both Mode 0 and Mode 3 - interoperates with diverse microcontroller families including STM32, NXP Kinetis, and Renesas RA series without mode conversion logic. |
| Low Standby Current | 2.0 µA max at 2.7 V - extends battery life in portable instrumentation and wireless sensor nodes during sleep modes. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to ARM-based PLC CPU via SPI bus. Use Value: Enables field-upgradable parameter sets without firmware reflashing; 100K endurance supports daily recalibration logs over 10+ years. |
Use Scenario: Retaining sensor offset/gain coefficients and patient-specific therapy profiles in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant data vault accessed during device power-up and calibration routines. Use Value: >200-year data retention ensures accuracy across device lifecycle; WP/HOLD pins prevent corruption during battery swaps or brownouts. |
| Automotive Body Control Module | Smart Energy Meter Firmware Settings |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock configurations in 12 V automotive BCMs. IC Role / Device Role / Timing Role: SPI EEPROM co-located with CAN controller MCU for persistent user preference storage. Use Value: −40°C to +85°C rating ensures reliability under hood temperature extremes; 2.7–5.5 V operation tolerates load-dump transients. |
Use Scenario: Holding tariff schedules, meter ID, and communication keys in ANSI C12.19-compliant smart electricity meters. IC Role / Device Role / Timing Role: Trusted configuration store accessed during secure boot and OTA update verification. Use Value: Block protection isolates cryptographic keys from application code updates; 3 MHz SPI speed accelerates key loading during meter wake-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit SPI EEPROM, 2.5–5.5 V supply, 20 MHz max clock, SOIC-8 package. | Higher speed and wider voltage range; lacks HOLD pin and dedicated block protection bits. | Select when system requires faster read/write throughput and does not rely on serial suspend or granular memory locking. |
| BR24G128FJ-WE2 | 128 Kbit I²C EEPROM, 1.7–5.5 V, 1 MHz max clock, SOP-8 package; built-in error correction. | I²C interface instead of SPI; no WP/HOLD pins; includes ECC for enhanced data integrity. | Choose for designs already using I²C buses and prioritizing bit-error resilience over SPI timing flexibility. |
Compared with M95128-WMN6TP and BR24G128FJ-WE2, the AT25128N1-10SC-2.7 offers unique HOLD functionality for real-time SPI pause/resume and configurable block protection - critical for deterministic industrial firmware updates where bus arbitration and memory partitioning are required.
Availability
AT25128N1-10SC-2.7 is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, automotive body electronics, and smart metering applications requiring stable component supply and long-term obsolescence support.
Supply support for AT25128N1-10SC-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT25xxx EEPROM family.
The AT25128N1-10SC-2.7 belongs to Microchip's industrial-grade serial EEPROM product line, designed specifically for robust, low-power nonvolatile storage in harsh environments with extended temperature and voltage tolerance.
FAQ
What is the maximum clock frequency supported by the AT25128N1-10SC-2.7?
The AT25128N1-10SC-2.7 supports a maximum SCK clock frequency of 3 MHz across its full 2.7–5.5 V supply range. This value is validated per AC Characteristics table in the datasheet and applies to both read and write operations under standard load conditions (CL = 100 pF). Exceeding this limit may cause timing violations and data corruption during SPI transactions involving the AT25128N1-10SC-2.7.
Does the AT25128N1-10SC-2.7 require an external erase command before writing?
No, the AT25128N1-10SC-2.7 does not require a separate erase command. All write operations - whether byte or page - are self-timed and internally manage cell erasure and programming. After issuing a WRITE instruction and pulling CS high, the device automatically executes the full write cycle (5 ms typical), during which only RDSR is responsive. This eliminates erase complexity in firmware for the AT25128N1-10SC-2.7.
How does the HOLD pin function on the AT25128N1-10SC-2.7?
The HOLD pin on the AT25128N1-10SC-2.7 suspends ongoing SPI communication without resetting the internal address counter or command state. To activate, HOLD must be driven low while SCK is low; to resume, HOLD is returned high while SCK remains low. During HOLD, SI is ignored and SO enters high-impedance - enabling priority interrupt handling in systems using the AT25128N1-10SC-2.7.
Can the AT25128N1-10SC-2.7 be used in 1.8 V systems?
No, the AT25128N1-10SC-2.7 is rated for 2.7 V to 5.5 V operation only. For 1.8 V systems, Microchip offers the AT25128N1-10SC-1.8 variant, which has identical pinout and functionality but is characterized down to 1.8 V. Using the AT25128N1-10SC-2.7 below 2.7 V risks unreliable read/write behavior and violates absolute maximum ratings.
What protection mechanisms prevent unintended writes to the AT25128N1-10SC-2.7?
The AT25128N1-10SC-2.7 implements three layers: (1) Write Enable Latch (WREN instruction required before any write), (2) Hardware WP pin blocking status register writes when WPEN=1 and WP=low, and (3) Block Protection bits (BP0/BP1) locking memory segments. These work concurrently - for example, even with WREN issued, WP=low will halt status register updates on the AT25128N1-10SC-2.7.
AT25128N1-10SC-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 128Kbit
- Memory Organization:
- 16K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
AT25128N1-10SC-2.7 FAQ
1.How can I place an order for AT25128N1-10SC-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25128N1-10SC-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25128N1-10SC-2.7 reliable?
The price and inventory of AT25128N1-10SC-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25128N1-10SC-2.7 is usually 5 days.
3.What payment methods are accepted for AT25128N1-10SC-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25128N1-10SC-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25128N1-10SC-2.7?
AT25128N1-10SC-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25128N1-10SC-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25128N1-10SC-2.7?
For technical support, including AT25128N1-10SC-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25128N1-10SC-2.7 requirements.
6.How does Aetrix verify that AT25128N1-10SC-2.7 is sourced from the original manufacturer or authorized distributors?
All AT25128N1-10SC-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25128N1-10SC-2.7 meets industry standards.
7.What is the process for return or replacement of AT25128N1-10SC-2.7?
All AT25128N1-10SC-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT25128N1-10SC-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25128N1-10SC-2.7 part is unused and in its original packaging.
Return procedure for AT25128N1-10SC-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25128N1-10SC-2.7 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
