Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT25160AN-10SU-2.7-T

Name: AT25160AN-10SU-2.7-T
Brand: Microchip Technology
SKU: AT25160AN-10SU-2.7-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT25160AN-10SU-2.7-T

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: AT25160AN-10SU-2.7-T.pdf

Description:: IC EEPROM 16KBIT SPI 20MHZ 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,971

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT25160AN-10SU-2.7-T from Microchip Technology (formerly Atmel) is a 16-Kbit SPI serial EEPROM organized as 2048 × 8 bits, operating from 2.7V to 5.5V with 20 MHz max clock rate at 5V, 32-byte page write capability, and hardware/software write protection. It serves as nonvolatile configuration storage in industrial controllers, automotive body modules, and IoT sensor nodes requiring low-voltage reliability.

For engineers reviewing the AT25160AN-10SU-2.7-T datasheet, AT25160AN-10SU-2.7-T pinout, AT25160AN-10SU-2.7-T application, or AT25160AN-10SU-2.7-T equivalent, key selection criteria include V_CC range compatibility (2.7–5.5V), 8-lead SOIC package footprint, SPI Mode 0/3 support, 1M endurance cycles, and block-level write protection granularity.

Technical Context

The AT25160AN-10SU-2.7-T implements a synchronous SPI slave interface with dedicated SI/SO pins, CS-controlled selection, and HOLD pin for communication suspension without sequence reset. Its status register controls BP0/BP1 for 0%, 25%, 50%, or 100% array protection and WPEN for hardware write protect enable/disable.

Write operations require explicit WREN instruction prior to WRITE or WRSR; internal self-timed write cycles complete in ≤5 ms with automatic return to write-disable state. The device supports MSB-first data transfer and invalid op-code rejection with SO high-impedance hold.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	16 Kbit (2048 × 8-bit words) - fixed address space for firmware parameter storage
V_CC Range	2.7V to 5.5V - supports dual-supply systems and brown-out tolerant operation
Max Clock Rate	20 MHz at 5V - enables fast configuration loading in time-critical boot sequences
Page Write Size	32 bytes - minimizes write latency vs. byte-write EEPROMs; avoids partial-page overwrites
Endurance	1 million write cycles - suitable for dynamic calibration data logging in industrial sensors
Data Retention	100 years at 25°C - ensures long-term integrity of factory-trimmed coefficients and security keys
Write Cycle Time	≤5 ms - deterministic timing for host software timeout handling and status polling

Pinout & Package

AT25160AN-10SU-2.7-T is supplied in an 8-lead JEDEC SOIC (8S1) package, 0.150" wide, RoHS-compliant with green molding compound.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-low enable; deassertion places SO in high-Z and halts all serial activity
SCK	Serial Clock	Input-only master-generated clock; defines SPI timing boundaries for SI/SO sampling
SI	Serial Data Input	Master-to-slave command/address/data path; latched on SCK rising edge (Mode 0)
SO	Serial Data Output	Slave-to-master read-data path; driven only when CS active and not in HOLD state
GND	Ground Reference	Return path for V_CC, I/O, and internal logic; must be low-impedance for noise immunity
V_CC	Power Supply	Primary supply input; powers core logic, memory array, and I/O buffers (2.7–5.5V)
WP	Write Protect	Hardware lock for status register writes when WPEN=1; prevents accidental configuration corruption
HOLD	Communication Suspend	Pauses ongoing SPI transfer without resetting address counter or command state

Key Features

Feature	Design Value
SPI Mode 0 & 3 Support	Interoperates with legacy 68HC11 and modern ARM Cortex-M microcontrollers without protocol translation
Block Write Protection	Configurable 0%/25%/50%/100% memory locking via status register - isolates critical firmware sections
Hardware + Software Write Disable	WP pin + WRDI instruction provide redundant safeguards against spurious writes during power transients
Self-timed Internal Write	No external erase cycle needed; host polls RDSR RDY bit instead of managing variable timing margins
Low Standby Current	<0.1 µA at 1.8V - extends battery life in always-on sensor nodes and wearables

Applications

Industrial PLC Configuration Storage	Automotive Body Control Module
Use Scenario: Storing calibrated sensor offsets, I/O mapping tables, and user-defined logic parameters in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration EEPROM interfaced to ARM-based PLC CPU via SPI bus. Use Value: Enables field-upgradable settings without firmware reflash; 1M endurance supports daily recalibration cycles over 10+ years.	Use Scenario: Retaining door lock states, mirror position memory, and lighting profiles across vehicle ignition cycles. IC Role / Device Role / Timing Role: SPI EEPROM connected to automotive-grade MCU for persistent user preference storage. Use Value: 2.7–5.5V operation tolerates battery voltage sag; WP pin hardwires protection against ECU reset-induced corruption.
IoT Edge Sensor Node	Medical Diagnostic Equipment
Use Scenario: Saving calibration coefficients, device serial numbers, and last-known sensor health metrics in battery-powered environmental monitors. IC Role / Device Role / Timing Role: Low-power serial EEPROM sharing SPI bus with ADC and wireless SoC. Use Value: 0.1 µA standby current extends 10-year coin-cell life; 100-year data retention guarantees audit trail integrity.	Use Scenario: Storing FDA-mandated calibration logs, usage counters, and safety-critical fault history in portable ultrasound devices. IC Role / Device Role / Timing Role: Certified nonvolatile memory for regulatory traceability data storage. Use Value: Block protection prevents overwrite of audit records; 1M write cycles accommodate frequent diagnostic runs.

Industrial PLC Configuration Storage

Automotive Body Control Module

Use Scenario: Storing calibrated sensor offsets, I/O mapping tables, and user-defined logic parameters in programmable logic controllers.

IC Role / Device Role / Timing Role: Nonvolatile configuration EEPROM interfaced to ARM-based PLC CPU via SPI bus.

Use Value: Enables field-upgradable settings without firmware reflash; 1M endurance supports daily recalibration cycles over 10+ years.

Use Scenario: Retaining door lock states, mirror position memory, and lighting profiles across vehicle ignition cycles.

IC Role / Device Role / Timing Role: SPI EEPROM connected to automotive-grade MCU for persistent user preference storage.

Use Value: 2.7–5.5V operation tolerates battery voltage sag; WP pin hardwires protection against ECU reset-induced corruption.

IoT Edge Sensor Node

Medical Diagnostic Equipment

Use Scenario: Saving calibration coefficients, device serial numbers, and last-known sensor health metrics in battery-powered environmental monitors.

IC Role / Device Role / Timing Role: Low-power serial EEPROM sharing SPI bus with ADC and wireless SoC.

Use Value: 0.1 µA standby current extends 10-year coin-cell life; 100-year data retention guarantees audit trail integrity.

Use Scenario: Storing FDA-mandated calibration logs, usage counters, and safety-critical fault history in portable ultrasound devices.

IC Role / Device Role / Timing Role: Certified nonvolatile memory for regulatory traceability data storage.

Use Value: Block protection prevents overwrite of audit records; 1M write cycles accommodate frequent diagnostic runs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
M95160-DRMN6TP/K	STMicroelectronics 16-Kbit SPI EEPROM; identical 8-lead SOIC package, 2.5–5.5V V_CC, 20 MHz max clock, but uses different status register bit layout for protection	Same industrial temperature range (−40°C to +85°C); no automotive qualification	Select when ST ecosystem alignment or alternate supply chain is required; verify BP bit mapping in firmware
BR24G16FJ-3GE2	Rohm 16-Kbit SPI EEPROM; 1.7–5.5V V_CC, 10 MHz max clock, 16-byte page size, and different HOLD timing requirements	Qualified per AEC-Q100 Grade 2 (−40°C to +105°C); higher temp rating than AT25160AN-10SU-2.7-T	Prefer for under-hood automotive use; lower speed and smaller page size may impact throughput in high-write-rate systems

Compared with M95160-DRMN6TP/K and BR24G16FJ-3GE2, the AT25160AN-10SU-2.7-T offers superior 20 MHz performance and flexible 32-byte page writes, while its 2.7–5.5V range better matches legacy 3.3V/5V industrial buses than the 1.7V-start alternatives.

Availability

AT25160AN-10SU-2.7-T is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, and medical device manufacturing requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for AT25160AN-10SU-2.7-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad industrial and automotive qualifications.

The AT25160AN-10SU-2.7-T belongs to Microchip's AT25xxx family of SPI serial EEPROMs, designed for robust, low-power nonvolatile storage in resource-constrained embedded systems where pin count and board space are critical.

FAQ

What is the memory organization of the AT25160AN-10SU-2.7-T?

The AT25160AN-10SU-2.7-T contains 16,384 bits of EEPROM memory organized as 2048 words × 8 bits each. Its address space spans A10–A0 (11 address bits), with A15–A11 as don't-care bits. This structure supports direct byte-addressed reads and writes via standard SPI op-codes (0x03 for READ, 0x02 for WRITE).

Does the AT25160AN-10SU-2.7-T support both SPI Mode 0 and Mode 3?

Yes, the AT25160AN-10SU-2.7-T supports SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1). The datasheet details Mode 0 operation, but electrical specifications confirm compatibility with Mode 3 timing. Polarity and phase must be configured identically on the host controller to ensure reliable communication with the AT25160AN-10SU-2.7-T.

How does write protection work on the AT25160AN-10SU-2.7-T?

Write protection on the AT25160AN-10SU-2.7-T operates through two independent mechanisms: software-configurable block protection (BP0/BP1 bits in status register) enabling 0%, 25%, 50%, or 100% array lock, and hardware protection via the WP pin when WPEN=1. Both must be satisfied for writes to unprotected regions; the AT25160AN-10SU-2.7-T ignores attempts to modify protected blocks or the status register under active hardware lock.

What is the maximum clock frequency for the AT25160AN-10SU-2.7-T at 3.3V?

At V_CC = 3.3V, the AT25160AN-10SU-2.7-T supports a maximum SCK frequency of 10 MHz, as specified in the AC Characteristics table for the 2.7–5.5V voltage range. This is lower than its 20 MHz rating at 5V but sufficient for most industrial SPI interfaces operating at standard 3.3V logic levels.

Is the AT25160AN-10SU-2.7-T qualified for automotive applications?

No, the AT25160AN-10SU-2.7-T is rated for industrial temperature range (−40°C to +85°C) and is not AEC-Q100 qualified. For automotive use, Microchip offers the AT25160B variant (e.g., AT25160B-MAHM-T) with extended temperature range and automotive qualification. The AT25160AN-10SU-2.7-T remains suitable for under-dash or cabin-located industrial equipment but not engine bay or safety-critical systems.

AT25160AN-10SU-2.7-T Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 16Kbit

Memory Organization:: 2K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.7V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

AT25160AN-10SU-2.7-T FAQ

1.How can I place an order for AT25160AN-10SU-2.7-T through Aetrix?

Please submit a Request for Quotation (RFQ) for AT25160AN-10SU-2.7-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT25160AN-10SU-2.7-T reliable?

The price and inventory of AT25160AN-10SU-2.7-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25160AN-10SU-2.7-T is usually 5 days.

3.What payment methods are accepted for AT25160AN-10SU-2.7-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25160AN-10SU-2.7-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT25160AN-10SU-2.7-T?

AT25160AN-10SU-2.7-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT25160AN-10SU-2.7-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT25160AN-10SU-2.7-T?

For technical support, including AT25160AN-10SU-2.7-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25160AN-10SU-2.7-T requirements.

6.How does Aetrix verify that AT25160AN-10SU-2.7-T is sourced from the original manufacturer or authorized distributors?

All AT25160AN-10SU-2.7-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25160AN-10SU-2.7-T meets industry standards.

7.What is the process for return or replacement of AT25160AN-10SU-2.7-T?

All AT25160AN-10SU-2.7-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25160AN-10SU-2.7-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT25160AN-10SU-2.7-T part is unused and in its original packaging.

Return procedure for AT25160AN-10SU-2.7-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…