Microchip Technology AT25160BN-SH-B
- Part No.:
- AT25160BN-SH-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25160BN-SH-B.pdf
- Description:
- IC EEPROM 16KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,628
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25160BN-SH-B from Microchip Technology (formerly Atmel) is a 16-Kbit SPI serial EEPROM organized as 2048 × 8-bit memory, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring 32-byte page write capability and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in industrial control modules requiring low-voltage operation and high endurance.
For engineers reviewing the AT25160BN-SH-B datasheet, AT25160BN-SH-B pinout, AT25160BN-SH-B application, or AT25160BN-SH-B equivalent, this page delivers verified electrical specs, JEDEC SOIC-8 package mapping, SPI Mode 0/3 interface behavior, block write protection levels, and validated alternative parts for embedded system design and BOM optimization.
Technical Context
The AT25160BN-SH-B implements a synchronous slave SPI interface with dedicated SI/SO pins, CS-controlled selection, and HOLD pin for mid-sequence suspension without reset. It uses an 8-bit instruction register with MSB-first transmission and supports WREN/WRDI/RDSR/WRSR/READ/WRITE op-codes.
Its internal architecture includes a nonvolatile status register with BP0/BP1 bits enabling 0%, 25%, 50%, or 100% array protection, plus WPEN bit controlling hardware write protect functionality. All programming cycles are self-timed with max 5 ms duration and require no pre-erase step.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (2048 words × 8 bits), directly addressable via A10–A0 with automatic rollover in page mode |
| Supply Voltage Range | 1.8 V to 5.5 V - enables single-supply operation across 1.8 V logic systems and legacy 5 V microcontrollers |
| Max Clock Frequency | 20 MHz at VCC = 5.0 V - supports high-speed configuration loading in real-time systems |
| Page Write Capacity | 32 bytes per write cycle - reduces firmware overhead by minimizing CS toggling and command overhead |
| Endurance & Retention | 1 million write cycles / 100 years data retention - suitable for field-updatable calibration tables and event logging |
| Write Protection | Hardware (WP pin) + software (status register BP0/BP1) - enables layered security for boot code and user settings |
| Operating Temperature | −40°C to +85°C - qualified for industrial ambient environments without derating |
Pinout & Package
AT25160BN-SH-B is packaged in 8-lead JEDEC SOIC (package code 8S1), 3.9 mm × 4.9 mm body, 1.27 mm pitch, NiPdAu lead finish. Pin 1 marked with notch or beveled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select input | Active-low enable: drives device into active state; high-Z SO when CS high; falling edge initiates instruction sequence |
| SCK | Serial Clock input | Synchronous timing reference for SI/SO; supports SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1) |
| SI | Serial Data Input | Receives op-code, address, and data; sampled on SCK rising edge in Mode 0; MSB-first protocol |
| SO | Serial Data Output | Tri-state output driving read data; high-impedance when CS high or during HOLD; enabled only after valid READ op-code |
| GND | Ground reference | Return path for VCC and all I/O; must be low-impedance connection to minimize noise coupling into SPI lines |
| VCC | Power supply | Single supply input (1.8–5.5 V); decoupling capacitor (0.1 µF ceramic) required within 10 mm of VCC/GND pins |
| WP | Write Protect input | Hardware lock: when WPEN=1 and WP low, blocks all status register writes and protected memory writes |
| HOLD | Communication suspend | Pauses ongoing SPI transfer (e.g., during MCU interrupt) without resetting address counter; requires SCK low to assert |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 compatibility | Interoperates with 68HC11, PIC, ARM Cortex-M, and other common microcontrollers without level-shifting or protocol translation |
| 32-byte page write | Reduces total programming time by >70% vs. byte-write for contiguous configuration blocks (e.g., sensor calibration sets) |
| Four-level block protection | Enables independent locking of boot sector (0x0000–0x07FF), parameter region, and user data - prevents accidental firmware corruption |
| Self-timed 5 ms write cycle | Eliminates need for external delay loops or polling overhead; RDSR instruction confirms completion via RDY bit |
| Low standby current | <0.1 µA at 1.8 V - extends battery life in always-on IoT nodes and portable instrumentation |
Applications
| Industrial PLC I/O Module | Medical Device Calibration Storage |
|---|---|
|
Use Scenario: Storing channel-specific gain/offset coefficients and sensor linearization tables in modular analog input cards. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during power-up initialization and runtime recalibration sequences. Use Value: Enables field-replaceable I/O modules with persistent calibration without requiring host MCU reprogramming or external backup power. |
Use Scenario: Holding FDA-mandated calibration history, date-stamped sensor drift corrections, and audit logs in portable ECG monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter store interfaced via SPI to ARM-based safety-critical subsystem. Use Value: Meets IEC 62304 data integrity requirements with hardware write protection and 1M-cycle endurance for lifetime device recalibration. |
| Automotive Body Control Unit | Smart Energy Meter Firmware Settings |
|
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock configurations in 12 V vehicle networks with LDO-regulated 3.3 V domains. IC Role / Device Role / Timing Role: Low-voltage EEPROM co-located with MCU for fast boot-time parameter recovery after ignition cycling. Use Value: Operates reliably at 1.8 V during cold-crank brownout conditions while maintaining full 2048-word address space accessibility. |
Use Scenario: Storing tariff schedules, metering constants, and utility authentication keys in ANSI C12.22-compliant smart meters with 10+ year field deployment. IC Role / Device Role / Timing Role: Tamper-evident configuration vault with dual protection (WP pin + BP bits) preventing unauthorized firmware modification. Use Value: Achieves 100-year data retention at 85°C ambient - exceeds ANSI C12.19 lifetime requirements for revenue-grade metering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95160-DFMN6TP | Same 16 Kbit capacity, 20 MHz max, but uses Microwire-compatible 3-wire interface (not SPI); different op-code set and timing | Lacks HOLD pin and block protection granularity; supports only full-array or top-half protection | Select when migrating from legacy Microwire designs or where SPI compatibility is not required |
| BR24G16NUX-10 | I²C interface (not SPI); 1.7–5.5 V range; 400 kHz standard / 1 MHz fast-mode; 16-byte page size | No HOLD or WP pin; relies solely on software address locking; lower max speed than AT25160BN-SH-B's 20 MHz SPI | Prefer for space-constrained designs using existing I²C buses and where multi-master arbitration is needed |
Compared with M95160-DFMN6TP and BR24G16NUX-10, the AT25160BN-SH-B provides superior SPI throughput, finer-grained 25%/50%/100% block protection, and HOLD functionality for deterministic interrupt handling - critical for real-time industrial firmware.
Availability
AT25160BN-SH-B is available at Aetrix Electronics and suitable for industrial PLCs, medical calibration systems, automotive body controllers, and smart energy meters requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AT25160BN-SH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, qualification, and manufacturing continuity for the AT25xxxB family.
The AT25160BN-SH-B belongs to Microchip's serial EEPROM product line, engineered for robust nonvolatile storage in resource-constrained embedded systems where SPI simplicity, low-voltage operation, and field-programmable reliability are essential.
FAQ
What is the maximum clock frequency supported by AT25160BN-SH-B at 3.3 V?
The AT25160BN-SH-B supports up to 10 MHz SCK frequency when VCC = 2.7–5.5 V, per AC Characteristics Table 0-4. At 3.3 V, this allows reliable high-speed reads and writes without timing margin violations in typical 3.3 V microcontroller systems. The 20 MHz rating applies only at VCC = 4.5–5.5 V.
Does AT25160BN-SH-B support SPI Mode 1 or Mode 2?
No. The AT25160BN-SH-B explicitly supports only SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as stated in its Features section. Modes 1 and 2 are not electrically or functionally compatible due to mismatched sampling/setting edges relative to SCK transitions.
How does the HOLD pin behave during an active write cycle?
The HOLD pin has no effect during an internal write cycle (tWC). While the device is busy programming, all inputs including HOLD are ignored except RDSR. HOLD only functions during active SPI communication (CS low, SCK toggling) to pause data transfer - it cannot interrupt or abort an ongoing 5 ms write operation in AT25160BN-SH-B.
Can AT25160BN-SH-B be used with 1.8 V microcontrollers without level shifters?
Yes. AT25160BN-SH-B operates natively from 1.8 V to 5.5 V and specifies VIH(min) = 0.7×VCC and VIL(max) = 0.3×VCC. At 1.8 V, this yields VIH ≥ 1.26 V and VIL ≤ 0.54 V - fully compatible with standard 1.8 V GPIO thresholds, eliminating need for external level translation.
What happens if more than 32 bytes are sent during a single WRITE instruction?
If more than 32 bytes are transmitted in one WRITE sequence, the internal address counter rolls over after 0x07FF (AT25160B), overwriting previously written data within the same page boundary. The AT25160BN-SH-B does not auto-increment beyond the 32-byte page limit - firmware must manage multi-page writes explicitly with separate CS assertions.
AT25160BN-SH-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25160BN-SH-B FAQ
1.How can I place an order for AT25160BN-SH-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25160BN-SH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25160BN-SH-B reliable?
The price and inventory of AT25160BN-SH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25160BN-SH-B is usually 5 days.
3.What payment methods are accepted for AT25160BN-SH-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25160BN-SH-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25160BN-SH-B?
AT25160BN-SH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25160BN-SH-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25160BN-SH-B?
For technical support, including AT25160BN-SH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25160BN-SH-B requirements.
6.How does Aetrix verify that AT25160BN-SH-B is sourced from the original manufacturer or authorized distributors?
All AT25160BN-SH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25160BN-SH-B meets industry standards.
7.What is the process for return or replacement of AT25160BN-SH-B?
All AT25160BN-SH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT25160BN-SH-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25160BN-SH-B part is unused and in its original packaging.
Return procedure for AT25160BN-SH-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25160BN-SH-B Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
