Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT25320-10PC-2.7

Name: AT25320-10PC-2.7
Brand: Microchip Technology
SKU: AT25320-10PC-2.7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT25320-10PC-2.7

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-DIP (0.300", 7.62mm)

Datasheet:: AT25320-10PC-2.7.pdf

Description:: IC EEPROM 32KBIT SPI 3MHZ 8DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,455

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT25320-10PC-2.7 from Atmel is a 32K-bit (4096 × 8) SPI serial EEPROM optimized for low-voltage embedded systems, supporting V_CC = 2.7V to 5.5V, 3.0 MHz clock rate at 5V, 32-byte page write mode, and hardware/software write protection via WP pin and status register. It operates in SPI Modes 0 and 3 and is used in industrial control modules for nonvolatile parameter storage.

For engineers reviewing the AT25320-10PC-2.7 datasheet, AT25320-10PC-2.7 pinout, AT25320-10PC-2.7 application, or AT25320-10PC-2.7 equivalent, key selection criteria include its 2.7–5.5V supply range, 10 ms max write cycle time, block write protection granularity (1/4, 1/2, or full array), and compatibility with 8-pin PDIP packaging for through-hole PCB integration.

Technical Context

The AT25320-10PC-2.7 implements a synchronous SPI slave interface with dedicated SI/SO pins, MSB-first data framing, and op-code-driven command execution (WREN, WRITE, RDSR, WRSR). Its internal architecture includes an 8-bit instruction register and nonvolatile status register with BP0/BP1/WPEN bits controlling memory protection scope and hardware write enable state.

It supports HOLD pin suspension of ongoing serial transfers without sequence reset, and uses self-timed internal write cycles requiring no external erase step. The device maintains high reliability with 1 million write cycles and 100-year data retention, validated across commercial temperature range (0°C to +70°C).

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	32 Kbit (4096 words × 8 bits); sufficient for firmware configuration tables or calibration data in microcontroller-based systems.
Supply Voltage Range	2.7V to 5.5V; enables direct interfacing with 3.3V and 5V logic domains without level-shifting.
Max Clock Frequency	3.0 MHz at V_CC = 5.0V; supports fast read/write throughput in time-critical boot or logging applications.
Write Cycle Time	10 ms typical; defines minimum interval between successive write commands affecting system responsiveness.
Endurance	1 million write cycles; ensures long-term reliability in field-updatable devices like smart sensors or power meters.
Data Retention	100 years; guarantees persistent storage integrity over product lifetime without refresh.
Operating Temperature	0°C to +70°C; qualified for commercial-grade industrial equipment and consumer electronics.

Pinout & Package

AT25320-10PC-2.7 uses an 8-pin PDIP (Plastic Dual Inline Package), 0.300" wide, with standard through-hole mounting. Pin 1 is index-marked; package dimensions comply with JEDEC MS-001 BA.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-low enable signal; initiates SPI communication only when asserted, allowing multi-device bus sharing.
SCK	Serial Clock Input	Master-generated clock synchronizing all data transfers; supports SPI Modes 0 and 3 timing requirements.
SI	Serial Data Input	Receives op-codes, addresses, and write data from master; MSB-first protocol ensures deterministic framing.
SO	Serial Data Output	Drives read data and status register contents; tri-states when CS is high or during HOLD assertion.
GND	Ground Reference	Common return path for all I/O and power; must be low-impedance to maintain noise immunity during high-speed SPI operation.
V_CC	Power Supply	Single 2.7–5.5V supply powers logic and memory array; eliminates need for auxiliary voltage rails.
WP	Write Protect	Hardware lock for status register writes when WPEN=1; prevents accidental corruption of protection settings during power transitions.
HOLD	Communication Suspend	Pauses active SPI transfer without resetting internal address counter; useful for interrupt servicing in real-time systems.

Key Features

Feature	Design Value
Page Write Mode	32-byte burst writes reduce total programming time versus byte-by-byte writes, improving firmware update efficiency.
Block Write Protection	Selectable 1/4, 1/2, or full-array lock via status register bits, enabling secure storage of bootloader code while permitting runtime parameter updates.
Self-timed Write Cycle	No external timing control required; internal oscillator manages erase-and-program sequence, simplifying host firmware design.
Low Standby Current	0.5 µA max at 2.7V enables battery-powered operation for >10 years in always-on monitoring nodes.
SPI Mode Compatibility	Supports both Mode 0 (CPOL=0, CPHA=0) and Mode 3 (CPOL=1, CPHA=1), ensuring interoperability with diverse MCU families including 68HC11 and ARM Cortex-M.

Applications

Industrial PLC Configuration Storage	Medical Device Calibration Data
Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed during startup and runtime via SPI; retains values across power cycles. Use Value: Enables field reconfiguration without firmware reflashing; 100-year retention ensures data integrity over equipment service life.	Use Scenario: Holding sensor offset/gain coefficients and patient-specific therapy parameters in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-regulated calibration data; WP pin prevents unauthorized modification during operation. Use Value: Meets IEC 62304 software safety requirements by isolating critical calibration data from application code space.
Smart Energy Meter Firmware Settings	Automotive Body Control Module NVM
Use Scenario: Saving tariff schedules, demand-response flags, and metering constants in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: SPI-accessible EEPROM interfaced to an 8-bit MCU; withstands repeated write cycles during daily billing updates. Use Value: 1M endurance rating supports >27 years of daily writes, eliminating premature field failure due to memory wear-out.	Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive body control units. IC Role / Device Role / Timing Role: Low-voltage (2.7–5.5V) serial EEPROM integrated into 12V vehicle electrical system with transient-suppressed supply. Use Value: Wide V_CC range accommodates battery voltage fluctuations (e.g., cranking dips to 6V) without data loss or brownout resets.

Industrial PLC Configuration Storage

Medical Device Calibration Data

Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory automation.

IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed during startup and runtime via SPI; retains values across power cycles.

Use Value: Enables field reconfiguration without firmware reflashing; 100-year retention ensures data integrity over equipment service life.

Use Scenario: Holding sensor offset/gain coefficients and patient-specific therapy parameters in portable infusion pumps.

IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-regulated calibration data; WP pin prevents unauthorized modification during operation.

Use Value: Meets IEC 62304 software safety requirements by isolating critical calibration data from application code space.

Smart Energy Meter Firmware Settings

Automotive Body Control Module NVM

Use Scenario: Saving tariff schedules, demand-response flags, and metering constants in ANSI C12.22-compliant electricity meters.

IC Role / Device Role / Timing Role: SPI-accessible EEPROM interfaced to an 8-bit MCU; withstands repeated write cycles during daily billing updates.

Use Value: 1M endurance rating supports >27 years of daily writes, eliminating premature field failure due to memory wear-out.

Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive body control units.

IC Role / Device Role / Timing Role: Low-voltage (2.7–5.5V) serial EEPROM integrated into 12V vehicle electrical system with transient-suppressed supply.

Use Value: Wide V_CC range accommodates battery voltage fluctuations (e.g., cranking dips to 6V) without data loss or brownout resets.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
M95320-WMN6TP	32K-bit SPI EEPROM, 2.5–5.5V supply, 20 MHz max clock, 5 ms write cycle; uses 8-lead SOIC package.	Higher speed and lower min voltage support suit high-throughput data loggers; SOIC footprint requires PCB redesign vs. PDIP.	Select when board space is constrained and 3.0 MHz SPI bandwidth is insufficient.
25AA320A-I/P	32K-bit SPI EEPROM, 1.8–5.5V supply, 10 MHz max clock, 5 ms write cycle; offered in 8-pin PDIP but with different pinout (HOLD and WP swapped).	Broader voltage range enables single-BOM use across 1.8V and 5V systems; pinout mismatch requires layout revision.	Choose for designs needing unified low-voltage support across multiple product variants.

Compared with M95320-WMN6TP and 25AA320A-I/P, AT25320-10PC-2.7 offers proven 2.7–5.5V operation in legacy PDIP layouts with identical pinout to earlier AT25xxx family members, reducing qualification effort for cost-sensitive industrial upgrades.

Availability

AT25320-10PC-2.7 is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, and smart energy metering requiring stable component supply, long-term obsolescence management, and commercial-temperature-grade reliability.

Supply support for AT25320-10PC-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and wireless solutions for embedded applications.

The AT25xxx series was designed specifically for SPI-based parameter storage in resource-constrained microcontroller systems, emphasizing low-power operation, robust write protection, and drop-in compatibility across density variants.

FAQ

What is the maximum clock frequency supported by AT25320-10PC-2.7?

The AT25320-10PC-2.7 supports up to 3.0 MHz at V_CC = 5.0V, 2.1 MHz at V_CC = 2.7–5.5V, and 0.5 MHz at V_CC = 1.8–3.6V. For AT25320-10PC-2.7 specifically, the rated maximum is 2.1 MHz under its 2.7–5.5V operating range, ensuring reliable timing margins across voltage and temperature extremes.

Does AT25320-10PC-2.7 require an external erase cycle before writing?

No, AT25320-10PC-2.7 performs self-timed internal erase-and-write operations. Each WRITE instruction automatically handles necessary erase steps prior to programming; no separate ERASE command or external timing circuitry is needed. This simplifies firmware implementation for AT25320-10PC-2.7 integration.

How does the WRITE PROTECT (WP) pin function on AT25320-10PC-2.7?

On AT25320-10PC-2.7, the WP pin inhibits writes to the status register only when the WPEN bit is set to "1". When WP is low and WPEN=1, all status register modifications-including BP0/BP1 and WPEN itself-are blocked. If WPEN=0, the WP pin has no effect, allowing full register access even with WP grounded.

What memory organization does AT25320-10PC-2.7 use?

AT25320-10PC-2.7 organizes its 32,768 bits as 4096 words of 8 bits each (4096 × 8). Addressing uses A11–A0 (12-bit address space), with unused higher bits (A15–A12) treated as don't-care per the device's addressing scheme defined in the AT25320 datasheet.

Is AT25320-10PC-2.7 compatible with SPI Mode 1 or Mode 2?

No, AT25320-10PC-2.7 explicitly supports only SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1), as confirmed in the device's Features section. Using Mode 1 or Mode 2 will result in incorrect data sampling or clock phase misalignment, causing communication failure with AT25320-10PC-2.7.

AT25320-10PC-2.7 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 32Kbit

Memory Organization:: 4K x 8

Memory Interface:: SPI

Clock Frequency:: 3 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.7V ~ 5.5V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 8-PDIP

AT25320-10PC-2.7 FAQ

1.How can I place an order for AT25320-10PC-2.7 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT25320-10PC-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT25320-10PC-2.7 reliable?

The price and inventory of AT25320-10PC-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25320-10PC-2.7 is usually 5 days.

3.What payment methods are accepted for AT25320-10PC-2.7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25320-10PC-2.7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT25320-10PC-2.7?

AT25320-10PC-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT25320-10PC-2.7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT25320-10PC-2.7?

For technical support, including AT25320-10PC-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25320-10PC-2.7 requirements.

6.How does Aetrix verify that AT25320-10PC-2.7 is sourced from the original manufacturer or authorized distributors?

All AT25320-10PC-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25320-10PC-2.7 meets industry standards.

7.What is the process for return or replacement of AT25320-10PC-2.7?

All AT25320-10PC-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT25320-10PC-2.7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT25320-10PC-2.7 part is unused and in its original packaging.

Return procedure for AT25320-10PC-2.7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…