Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT25320A-10PI-2.7

Name: AT25320A-10PI-2.7
Brand: Microchip Technology
SKU: AT25320A-10PI-2.7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT25320A-10PI-2.7

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-DIP (0.300", 7.62mm)

Datasheet:: AT25320A-10PI-2.7.pdf

Description:: IC EEPROM 32KBIT SPI 20MHZ 8DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,594

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT25320A-10PI-2.7 from Microchip Technology (formerly Atmel) is a 32-Kbit SPI serial EEPROM organized as 4096 words × 8 bits, operating from 2.7V to 5.5V with 20 MHz max clock rate at 5V, 32-byte page write capability, and automotive-grade industrial temperature range (−40°C to +85°C). It serves as nonvolatile configuration storage in microcontroller-based systems requiring low-power, robust data retention.

For engineers reviewing the AT25320A-10PI-2.7 datasheet, AT25320A-10PI-2.7 pinout, AT25320A-10PI-2.7 application, or AT25320A-10PI-2.7 equivalent, key selection criteria include VCC voltage range compatibility (2.7–5.5 V), SPI Mode 0/3 support, block write protection granularity (1/4, 1/2, or full array), self-timed 5 ms max write cycle, and 8-lead PDIP package footprint for through-hole prototyping and legacy board designs.

Technical Context

The AT25320A-10PI-2.7 implements a synchronous SPI slave interface with dedicated SI/SO pins, CS-controlled selection, and HOLD pin for serial communication suspension without reset. Its instruction set includes WREN/WRDI for write enable/disable, RDSR/WRSR for status register access and configuration, and READ/WRITE for memory access - all MSB-first with op-code-driven operation.

Block write protection is implemented via nonvolatile BP0/BP1 bits in the status register, enabling hardware- and software-controlled locking of 1/4, 1/2, or entire memory array segments. The WP pin provides hardware-level inhibition of status register writes when WPEN = 1 and WP = low, while standby current remains below 2.0 µA at 2.7V.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	32 Kbit (4096 × 8-bit words) - supports firmware parameter storage and calibration data logging in resource-constrained embedded nodes.
Interface	SPI-compatible, Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1) - interoperable with 6805/68HC11 and modern ARM Cortex-M SPI peripherals.
Supply Voltage	2.7 V to 5.5 V - enables direct integration into 3.3 V and 5 V logic domains without level-shifting.
Max Clock Rate	20 MHz at VCC = 5.0 V - delivers up to 2.5 MB/s effective read throughput for rapid configuration loading.
Write Cycle Time	5 ms maximum - deterministic programming latency critical for real-time system state capture during power-fail events.
Endurance & Retention	1 million write cycles / 100 years data retention - meets long-life requirements in industrial controllers and automotive ECUs.
Operating Temp	−40°C to +85°C - qualified for under-hood and factory-floor deployment without thermal derating.

Pinout & Package

AT25320A-10PI-2.7 uses an 8-lead PDIP (8P3) package: 0.300" wide body, through-hole mounting, 0.100" lead pitch, JEDEC MS-001 compliant. Pin 1 is marked by notch or dot; pin numbering follows standard DIP convention (counterclockwise from notch).

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-low enable signal; must be low to accept SPI commands; high-Z SO output when high.
SCK	Serial Clock	Input-only clock synchronized to master; defines timing for SI sampling and SO output transitions.
SI	Serial Data Input	MOSI input for op-codes, addresses, and write data; ignored unless CS is low and device is write-enabled.
SO	Serial Data Output	MISO output for read data and status register contents; tri-stated when CS is high or HOLD is active.
GND	Ground Reference	0 V reference for all I/O and internal circuitry; requires low-impedance connection to system ground plane.
VCC	Power Supply	Primary supply rail (2.7–5.5 V); decoupling capacitor (0.1 µF ceramic) required within 10 mm of pin.
WP	Write Protect	Hardware lock for status register writes when WPEN = 1; no effect on unprotected memory writes if WPEN = 0.
HOLD	Communication Suspend	Pauses ongoing SPI transfer (e.g., during interrupt servicing) without resetting address counter or command state.

Key Features

Feature	Design Value
32-byte Page Write	Enables burst programming of up to 32 bytes per CS high-to-low transition, reducing total write time vs. byte-by-byte writes.
Four-Tier Block Protection	BP0/BP1 bits configure 0%, 25%, 50%, or 100% memory array lock - prevents accidental overwrite of boot code or calibration tables.
Hardware + Software Write Protection	Combines WP pin assertion with WRSR-configurable WPEN bit and WRDI instruction for layered data integrity assurance.
Self-timed Internal Write Cycle	Eliminates need for external timing control or polling delay; RDSR bit 0 indicates READY/BUSY status for precise synchronization.
Low Standby Current	2.0 µA typical at 2.7 V enables battery-backed operation in always-on monitoring devices with multi-year runtime.

Applications

Industrial PLC Configuration Storage	Automotive Body Control Module (BCM)
Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration EEPROM interfaced to ARM Cortex-M4 MCU via SPI bus; accessed during boot and runtime parameter updates. Use Value: Ensures deterministic startup behavior after power loss and supports field-upgradable calibration without firmware reflash.	Use Scenario: Retaining seat position memory, mirror presets, and lighting profiles in 12 V automotive BCMs. IC Role / Device Role / Timing Role: SPI EEPROM providing persistent user preference storage; operates across extended temperature range with 2.7 V brownout tolerance. Use Value: Meets AEC-Q100 stress test requirements and maintains data integrity during cold cranking (down to 6 V battery).
Medical Infusion Pump Calibration	Smart Energy Meter Firmware Parameters
Use Scenario: Holding flow-rate calibration coefficients and safety limits in Class II medical infusion pumps subject to regulatory audit. IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory storing traceable calibration data; write-protected via WP pin and status register during normal operation. Use Value: Achieves 100-year data retention and 1M endurance to satisfy ISO 13485 lifecycle documentation requirements.	Use Scenario: Storing tariff schedules, metering constants, and tamper-event logs in ANSI C12.20-compliant smart electricity meters. IC Role / Device Role / Timing Role: Secure configuration storage with block protection isolating tariff tables from firmware update routines. Use Value: Prevents unauthorized modification of billing parameters while enabling over-the-air updates to non-protected fields.

Industrial PLC Configuration Storage

Automotive Body Control Module (BCM)

Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory automation.

IC Role / Device Role / Timing Role: Nonvolatile configuration EEPROM interfaced to ARM Cortex-M4 MCU via SPI bus; accessed during boot and runtime parameter updates.

Use Value: Ensures deterministic startup behavior after power loss and supports field-upgradable calibration without firmware reflash.

Use Scenario: Retaining seat position memory, mirror presets, and lighting profiles in 12 V automotive BCMs.

IC Role / Device Role / Timing Role: SPI EEPROM providing persistent user preference storage; operates across extended temperature range with 2.7 V brownout tolerance.

Use Value: Meets AEC-Q100 stress test requirements and maintains data integrity during cold cranking (down to 6 V battery).

Medical Infusion Pump Calibration

Smart Energy Meter Firmware Parameters

Use Scenario: Holding flow-rate calibration coefficients and safety limits in Class II medical infusion pumps subject to regulatory audit.

IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory storing traceable calibration data; write-protected via WP pin and status register during normal operation.

Use Value: Achieves 100-year data retention and 1M endurance to satisfy ISO 13485 lifecycle documentation requirements.

Use Scenario: Storing tariff schedules, metering constants, and tamper-event logs in ANSI C12.20-compliant smart electricity meters.

IC Role / Device Role / Timing Role: Secure configuration storage with block protection isolating tariff tables from firmware update routines.

Use Value: Prevents unauthorized modification of billing parameters while enabling over-the-air updates to non-protected fields.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
M95320-DRMN3TP/K	32 Kbit SPI EEPROM, 1.8–5.5 V supply, 20 MHz max, TSSOP8 package, same pinout as AT25320A-10PI-2.7 but surface-mount only.	Requires PCB redesign for SMT assembly; lacks PDIP option for through-hole prototyping or legacy repair.	Select when migrating to automated SMT production and board space constraints prohibit PDIP.
25AA320A-I/P	32 Kbit SPI EEPROM, 1.8–5.5 V, 10 MHz max clock, PDIP8 package, Microchip-branded successor with identical pinout and function.	Lower max clock rate reduces configuration load time; otherwise drop-in compatible with AT25320A-10PI-2.7 in existing designs.	Select for new designs prioritizing long-term Microchip product continuity and simplified supply chain.

Compared with M95320-DRMN3TP/K and 25AA320A-I/P, AT25320A-10PI-2.7 uniquely offers 20 MHz operation in a through-hole PDIP package, making it optimal for lab validation, field service replacement, and industrial control panels where mechanical robustness and hand-soldering are required.

Availability

AT25320A-10PI-2.7 is available at Aetrix Electronics and suitable for industrial PLCs, automotive body control modules, medical infusion pumps, and smart energy meters requiring stable component supply across extended temperature ranges and long product lifecycles.

Supply support for AT25320A-10PI-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT25xxx family.

The AT25320A product line delivers SPI serial EEPROMs optimized for low-voltage, high-reliability embedded systems requiring guaranteed data retention, robust write protection, and seamless integration with 8/16-bit microcontrollers.

FAQ

What is the memory organization of the AT25320A-10PI-2.7?

The AT25320A-10PI-2.7 contains 32,768 bits of EEPROM memory organized as 4096 words × 8 bits. This structure supports byte-aligned read/write operations and simplifies addressing in 8-bit microcontroller systems. Each word corresponds to a unique 12-bit address (A11–A0), with the upper address bits unused per the device's memory map.

Does the AT25320A-10PI-2.7 support SPI Mode 1 or Mode 2?

No, the AT25320A-10PI-2.7 explicitly supports only SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as confirmed in its official datasheet. Attempting to use Mode 1 or Mode 2 will result in incorrect data sampling due to mismatched clock polarity and phase timing relative to the SI/SO signals.

How does the WRITE PROTECT (WP) pin function on the AT25320A-10PI-2.7?

The WP pin on the AT25320A-10PI-2.7 inhibits writes to the status register only when the WPEN bit is set to "1". If WPEN = 0, the WP pin has no effect. When active, WP = low blocks status register modifications (including BP0/BP1 and WPEN itself), but does not prevent writes to unprotected memory regions.

What is the maximum write cycle time for the AT25320A-10PI-2.7?

The AT25320A-10PI-2.7 has a maximum write cycle time of 5 ms, applicable across its full VCC range (2.7–5.5 V) and operating temperature (−40°C to +85°C). This value represents the worst-case duration for a single byte or full-page write to complete, after which the RDY bit in the status register clears.

Can the AT25320A-10PI-2.7 be used in automotive applications?

Yes, the AT25320A-10PI-2.7 is qualified for automotive-grade industrial temperature operation (−40°C to +85°C) and offered in lead-free/halogen-free variants. While not AEC-Q200 certified out-of-box, its extended temp range, 1M endurance, and 100-year retention make it suitable for non-safety-critical automotive subsystems like body electronics and infotainment configuration storage.

AT25320A-10PI-2.7 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 32Kbit

Memory Organization:: 4K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.7V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 8-PDIP

AT25320A-10PI-2.7 FAQ

1.How can I place an order for AT25320A-10PI-2.7 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT25320A-10PI-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT25320A-10PI-2.7 reliable?

The price and inventory of AT25320A-10PI-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25320A-10PI-2.7 is usually 5 days.

3.What payment methods are accepted for AT25320A-10PI-2.7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25320A-10PI-2.7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT25320A-10PI-2.7?

AT25320A-10PI-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT25320A-10PI-2.7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT25320A-10PI-2.7?

For technical support, including AT25320A-10PI-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25320A-10PI-2.7 requirements.

6.How does Aetrix verify that AT25320A-10PI-2.7 is sourced from the original manufacturer or authorized distributors?

All AT25320A-10PI-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25320A-10PI-2.7 meets industry standards.

7.What is the process for return or replacement of AT25320A-10PI-2.7?

All AT25320A-10PI-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT25320A-10PI-2.7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT25320A-10PI-2.7 part is unused and in its original packaging.

Return procedure for AT25320A-10PI-2.7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…