My Inquiry
My Account
Microchip Technology AT25320AN-10SU-1.8
- Part No.:
- AT25320AN-10SU-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25320AN-10SU-1.8.pdf
- Description:
- IC EEPROM 32KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,435
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25320AN-10SU-1.8 from Microchip Technology (formerly Atmel) is a 32-Kbit SPI serial EEPROM organized as 4096 × 8 bits, supporting 1.8V–5.5V operation with 20 MHz clock rate at 5V, 32-byte page write capability, and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in industrial control modules requiring low-voltage reliability.
For engineers reviewing the AT25320AN-10SU-1.8 datasheet, AT25320AN-10SU-1.8 pinout, AT25320AN-10SU-1.8 application, or AT25320AN-10SU-1.8 equivalent, key selection criteria include VCC range (1.8–5.5 V), SPI Mode 0/3 compatibility, block write protection granularity (1/4, 1/2, full array), self-timed 5 ms max write cycle, and JEDEC SOIC-8 packaging with RoHS-compliant lead finish.
Technical Context
The AT25320AN-10SU-1.8 operates as an SPI slave device with dedicated SI/SO pins, CS-controlled selection, and HOLD pin for suspend/resume of serial transfers without sequence reset. Its instruction set includes WREN/WRDI for write enable/disable, RDSR/WRSR for status register access, and READ/WRITE for memory access - all MSB-first with op-code-driven protocol.
It implements nonvolatile block protection using BP0/BP1 bits in the status register to lock 0%, 25%, 50%, or 100% of the 4096-word array, while WPEN bit enables or disables hardware write protection via the WP pin. The device powers up in write-disabled state and requires explicit WREN before any WRITE or WRSR command.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 32 Kbit (4096 × 8-bit words) - provides sufficient space for firmware boot parameters, calibration data, and device identity storage in compact embedded systems. |
| Supply Voltage Range | 1.8 V to 5.5 V - supports direct interfacing with 1.8V logic families and backward compatibility with 3.3V/5V microcontrollers without level shifting. |
| Max Clock Frequency | 20 MHz at VCC = 5.0 V - enables fast configuration read/write during system initialization or field updates, reducing boot latency. |
| Write Cycle Time | 5 ms maximum - guarantees deterministic timing for firmware-safe write completion detection via RDSR polling without timeout uncertainty. |
| Endurance & Retention | 1 million write cycles / 100 years data retention - ensures long-term reliability in applications with frequent parameter logging or calibration updates. |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments including motor drives, PLC I/O modules, and outdoor sensor nodes. |
| Interface Protocol | SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1) - interoperable with broad MCU families including ARM Cortex-M, PIC, and legacy 8051 derivatives. |
Pinout & Package
AT25320AN-10SU-1.8 is packaged in an 8-lead JEDEC SOIC (8S1), 0.150" wide body, RoHS-compliant, green package with NiPdAu lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept SI data and drive SO; high-Z SO when CS high ensures bus isolation in multi-device SPI daisy chains. |
| SCK | Serial Clock | Asynchronous input clock synchronized to master; timing-critical path dictating max 20 MHz operation at 5V and minimum pulse widths per AC table. |
| SI | Serial Data Input | Receives op-codes, addresses, and write data; sampled on SCK rising/falling edge per SPI mode; high-impedance when CS high prevents spurious writes. |
| SO | Serial Data Output | Drives read data and status bits; tri-stated when CS high or HOLD active; output valid time (tV ≤ 80 ns at 1.8V) constrains minimum SCK period. |
| GND | Ground Reference | Signal and power return path; decoupling capacitor (0.1 µF) required within 10 mm of VCC/GND pins to suppress switching noise during write cycles. |
| VCC | Power Supply | Single supply for core and I/O; must remain stable within ±5% during write (5 ms) to prevent corruption; ISB3 standby current ≤10 µA at 5V enables low-power sleep modes. |
| WP | Write Protect | Hardware lock for status register and protected memory blocks when WPEN=1; tied low in safety-critical systems to prevent accidental firmware overwrite. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer (e.g., mid-read) without resetting address counter; requires SCK low during assertion to avoid metastability. |
Key Features
| Feature | Design Value |
|---|---|
| 32-byte Page Write | Enables efficient burst programming of configuration blocks (e.g., 32-byte MAC address + calibration offsets) with single CS assertion, reducing SPI transaction overhead by 75% vs. byte-wise writes. |
| Four-Tier Block Protection | BP0/BP1 bits allow selective locking of top quarter (0xC00–0xFFF), top half (0x800–0xFFF), or entire array (0x000–0xFFF), enabling secure bootloader partitioning and user-data isolation. |
| WPEN-Controlled Hardware Lock | WP pin only affects writes when WPEN=1; allows safe board-level grounding of WP while retaining ability to reconfigure protection settings during manufacturing test via WRSR. |
| Self-Timed Internal Write | Eliminates need for external write-cycle timing control; RDSR polling (RDY bit) provides deterministic software handshake, simplifying driver implementation across RTOS and bare-metal platforms. |
| Industrial Temp Range | –40°C to +85°C operation validated per JEDEC JESD22-A108, ensuring reliable parameter storage in uncontrolled ambient environments like factory floors or telecom cabinets. |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing temperature-compensated offset/gain coefficients for analog front-end sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during power-up initialization; SPI read completes in <100 µs at 20 MHz. Use Value: Enables field-replaceable sensor modules with unique calibration data retained across 100+ years without battery backup. |
Use Scenario: Holding FDA-mandated device serial number, calibration history, and usage counters in portable infusion pumps. IC Role / Device Role / Timing Role: Secure configuration vault; WP pin hardwired low during final test to prevent post-deployment tampering. Use Value: Meets IEC 62304 Class C software requirements via hardware-enforced write protection and 1M-cycle endurance for audit logs. |
| Automotive Body Control Module | Smart Energy Meter Firmware |
Use Scenario: Saving seat/mirror position presets and lighting profiles in 12V automotive BCMs operating down to 1.8V during cold cranking. IC Role / Device Role / Timing Role: Low-voltage EEPROM interface directly to 1.8V CAN controller MCU; HOLD pin used to pause reads during CAN interrupt servicing. Use Value: Maintains user preferences across battery disconnects with guaranteed 100-year retention and AEC-Q100 stress qualification. |
Use Scenario: Storing tariff tables, meter ID, and cryptographic keys in ANSI C12.22-compliant smart meters deployed in harsh outdoor enclosures. IC Role / Device Role / Timing Role: Tamper-resistant configuration store; BP1/BP0 set to protect top 25% (0xC00–0xFFF) for keys while allowing user data updates in lower 75%. Use Value: Achieves FIPS 140-2 Level 2 physical security via hardware write lock and 1M-cycle endurance for firmware update rollback records. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95320-DRMN6TP/K | 32 Kbit SPI EEPROM, 1.8–5.5 V, 20 MHz, SOIC-8; identical memory map and pinout but STMicroelectronics silicon with different AC timing margins (tWH/tWL min 25 ns vs. 20 ns). | Same industrial temperature grade and block protection scheme; minor tV difference (≤20 ns) requires validation in high-speed timing-critical designs. | Select when dual-sourcing required and ST's qualification documentation (e.g., AEC-Q100 Grade 2) better aligns with automotive program requirements. |
| BR24G32FJ-3GE2 | 32 Kbit I²C EEPROM, 1.7–5.5 V, 1 MHz max, TSSOP-8; uses two-wire interface instead of SPI, no HOLD pin, and 10 ms write cycle. | Lacks SPI compatibility and suspend capability; suitable only where I²C bus already exists and slower write speed is acceptable. | Choose only if system lacks SPI peripherals but has available I²C lines and can tolerate longer write latency for infrequent configuration updates. |
Compared with M95320-DRMN6TP/K, AT25320AN-10SU-1.8 offers tighter AC timing for higher-margin 20 MHz operation and Microchip's long-term supply commitment; versus BR24G32FJ-3GE2, it delivers 20× faster write throughput and real-time communication suspension-critical for deterministic embedded control loops.
Availability
AT25320AN-10SU-1.8 is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, and automotive electronics requiring stable component supply with guaranteed 10+ year lifecycle support.
Supply support for AT25320AN-10SU-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, acquired Atmel in 2016 and maintains full product support for legacy Atmel serial EEPROMs.
The AT25320AN-10SU-1.8 belongs to Microchip's AT25xxx family of SPI EEPROMs, designed specifically for robust nonvolatile storage in resource-constrained embedded systems where low-voltage operation, fast write cycles, and hardware data protection are mandatory.
FAQ
What voltage range does the AT25320AN-10SU-1.8 support, and how does it affect interface compatibility?
The AT25320AN-10SU-1.8 supports 1.8 V to 5.5 V operation, enabling direct connection to 1.8V, 3.3V, and 5V logic families without level shifters. Its VIH/VIL thresholds scale with VCC (e.g., VIH ≥ 0.7×VCC), ensuring reliable SPI signaling across the full range. This eliminates external voltage translation in mixed-supply systems such as battery-powered IoT nodes interfacing with both ultra-low-power sensors and legacy 5V MCUs.
How does the HOLD pin function in the AT25320AN-10SU-1.8, and what design constraints apply?
The HOLD pin in AT25320AN-10SU-1.8 suspends ongoing SPI communication (read or write) without resetting the internal address counter or serial sequence. To activate, HOLD must be asserted low while SCK is low; resuming requires HOLD high while SCK remains low. This allows microcontrollers to service high-priority interrupts (e.g., CAN frame reception) mid-transfer and resume seamlessly-critical for real-time systems where SPI latency cannot disrupt time-sensitive tasks.
What block protection levels are available on the AT25320AN-10SU-1.8, and how are they configured?
The AT25320AN-10SU-1.8 offers four block protection levels via BP1/BP0 bits in its status register: none (00), top quarter (0xC00–0xFFF, 01), top half (0x800–0xFFF, 10), or full array (0x000–0xFFF, 11). Protection is enabled by writing these bits via WRSR after WREN, and hardware lock is added by setting WPEN=1 and pulling WP low. This allows secure partitioning-for example, locking bootloader code in upper 1K words while permitting runtime updates to lower 3K words.
Is the AT25320AN-10SU-1.8 pin-compatible with other devices in the AT25xxx family, and what are the implications?
Yes, AT25320AN-10SU-1.8 shares identical 8-lead SOIC pinout, SPI interface signals (CS/SCK/SI/SO), and functional pin roles with AT25080A/160A/640A variants. This enables PCB reuse across 8K–64K density options-designers can route one footprint and select density via BOM change. However, memory size differences affect address width (A11–A0 for AT25320A vs. A12–A0 for AT25640A), so firmware must validate address bounds to prevent wraparound errors.
What is the write endurance and data retention specification for the AT25320AN-10SU-1.8, and how is it validated?
The AT25320AN-10SU-1.8 is rated for 1 million write cycles and 100 years of data retention at +25°C, per Microchip's characterization testing per JEDEC JESD22-A117. Endurance is measured at 5.0V/25°C using page-write stress; retention is extrapolated from accelerated high-temperature storage tests (e.g., 150°C for 1000 hours) with Arrhenius modeling. These values are guaranteed across the –40°C to +85°C operating range, making it suitable for mission-critical applications like industrial safety controllers where field replacement is impractical.
AT25320AN-10SU-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 32Kbit
- Memory Organization:
- 4K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25320AN-10SU-1.8 FAQ
1.How can I place an order for AT25320AN-10SU-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25320AN-10SU-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25320AN-10SU-1.8 reliable?
The price and inventory of AT25320AN-10SU-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25320AN-10SU-1.8 is usually 5 days.
3.What payment methods are accepted for AT25320AN-10SU-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25320AN-10SU-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25320AN-10SU-1.8?
AT25320AN-10SU-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25320AN-10SU-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25320AN-10SU-1.8?
For technical support, including AT25320AN-10SU-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25320AN-10SU-1.8 requirements.
6.How does Aetrix verify that AT25320AN-10SU-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25320AN-10SU-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25320AN-10SU-1.8 meets industry standards.
7.What is the process for return or replacement of AT25320AN-10SU-1.8?
All AT25320AN-10SU-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25320AN-10SU-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25320AN-10SU-1.8 part is unused and in its original packaging.
Return procedure for AT25320AN-10SU-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25320AN-10SU-1.8 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
