My Inquiry
My Account
Microchip Technology AT25320B-XHL-B
- Part No.:
- AT25320B-XHL-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25320B-XHL-B.pdf
- Description:
- IC EEPROM 32KBIT SPI 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:517
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25320B-XHL-B from Microchip Technology (formerly Atmel) is a 32-kbit SPI serial EEPROM organized as 4,096 × 8-bit memory array, operating from 1.8V to 5.5V with 20MHz max clock rate at 5V, 32-byte page write capability, and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in industrial control modules requiring low-power, wide-temperature operation.
For engineers reviewing the AT25320B-XHL-B datasheet, AT25320B-XHL-B pinout, AT25320B-XHL-B application, or AT25320B-XHL-B equivalent, key selection criteria include SPI Mode 0/3 compatibility, 100-year data retention, -40°C to +85°C industrial temperature range, block write protection granularity (1/4, 1/2, or full array), and TSSOP-8 package footprint compatibility with space-constrained PCB layouts.
Technical Context
The AT25320B-XHL-B functions exclusively as an SPI slave device with dedicated SI (input) and SO (output) pins, supporting MSB-first transmission and opcode-driven command execution (e.g., WREN, WRITE, RDSR). Its internal architecture includes a status register with nonvolatile BP0/BP1 bits controlling memory segment protection and a WPEN bit enabling/disabling hardware write protection via the WP pin.
Communication is initiated by CS low, followed by an 8-bit opcode; during active sequences, the HOLD pin suspends data transfer without resetting the address counter, while self-timed write cycles (≤5ms) eliminate external timing management. All programming requires prior Write Enable (WREN) instruction, and only RDSR is accepted during internal write operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 32,768 bits (4,096 × 8-bit words) - supports firmware parameter tables or calibration data storage in resource-limited microcontroller systems. |
| Supply Voltage Range | 1.8V to 5.5V - enables direct interface with 1.8V logic, 3.3V I/O, and 5V legacy systems without level-shifting circuitry. |
| Max Clock Frequency | 20 MHz at VCC = 5.0V - delivers up to 2.5 MB/s effective serial throughput for rapid configuration loading. |
| Write Cycle Time | 5 ms maximum - defines worst-case latency for persistent state updates; critical for real-time fault logging or settings persistence. |
| Data Retention | 100 years - ensures long-term reliability of stored calibration coefficients or security keys across product lifecycle. |
| Endurance | 1,000,000 write cycles - supports frequent runtime updates (e.g., energy meter kWh counters, sensor offset adjustments). |
| Operating Temperature | -40°C to +85°C - validated for deployment in industrial automation enclosures and outdoor metering equipment. |
Pinout & Package
AT25320B-XHL-B is packaged in an 8-lead TSSOP (8X) with 4.40 mm body width, 0.65 mm lead pitch, and NiPdAu lead finish (RoHS-compliant). Pin 1 is marked by a notch or dot at the top-left corner when viewed from top with leads pointing downward.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be held low for entire SPI transaction; high impedance on SO when CS is high. |
| SCK | Serial Clock | Input-only clock synchronized to master; supports SPI Modes 0 and 3; timing constraints require tWH/tWL ≥ 20 ns at 5V. |
| SI | Serial Data Input | Master-to-slave data path; accepts opcodes, addresses, and write data; MSB-first transmission required. |
| SO | Serial Data Output | Slave-to-master data path; outputs read data and status register contents; tri-stated when CS is high. |
| GND | Ground Reference | 0V reference for all digital and analog circuitry; requires low-impedance connection to system ground plane. |
| VCC | Power Supply | 1.8–5.5V supply input; decoupling capacitor (0.1 µF ceramic) recommended within 5 mm of VCC/GND pins. |
| WP | Write Protect | Hardware lock for status register writes when WPEN=1; tied low to prevent accidental configuration corruption. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting address pointer; requires SCK low before assertion. |
Key Features
| Feature | Design Value |
|---|---|
| 32-byte Page Write | Enables burst programming of contiguous memory locations without inter-byte delays, reducing total write time by >90% vs. byte-wise writes. |
| Four-Level Block Protection | BP0/BP1 bits configure write lock on 0%, 25%, 50%, or 100% of memory array - isolates critical boot parameters from application-level writes. |
| Hardware + Software Write Protection | WP pin (physical lock) and WRSR instruction (logical lock) provide redundant safeguards against firmware bugs or malicious overwrite attempts. |
| Self-Timed Internal Write Cycle | Eliminates need for external write-cycle timing control or polling delay loops; RDSR instruction used only for readiness verification. |
| Industrial Temperature Range | Guaranteed operation from -40°C to +85°C enables use in uncontrolled environments like factory floors or utility meter housings. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Memory |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in manufacturing lines. IC Role / Device Role / Timing Role: Nonvolatile configuration EEPROM interfaced directly to ARM Cortex-M4 MCU via SPI bus; accessed during boot and runtime reconfiguration. Use Value: Ensures deterministic startup behavior after power loss and supports field-updatable control logic without firmware reflashing. | Use Scenario: Retaining sensor calibration offsets, patient-specific therapy profiles, and usage logs in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for FDA-regulated data integrity; WP pin hardwired to prevent unauthorized parameter modification. Use Value: Meets IEC 62304 software safety requirements for Class B medical devices through guaranteed 100-year data retention and 1M write endurance. |
| Smart Energy Meter Firmware Parameters | Automotive Body Control Module Settings |
Use Scenario: Holding tariff schedules, pulse constants, and metrology calibration data in ANSI C12.20-compliant electricity meters exposed to outdoor thermal cycling. IC Role / Device Role / Timing Role: SPI EEPROM co-located with metrology SoC; accessed during meter initialization and periodic firmware updates. Use Value: Industrial-grade temperature rating (-40°C to +85°C) and green RoHS packaging ensure compliance with UL 2735 and IEC 62056 standards. | Use Scenario: Storing seat position presets, mirror angle configurations, and lighting profiles in automotive BCMs operating in engine bay proximity. IC Role / Device Role / Timing Role: Low-voltage (1.8V–5.5V) serial EEPROM interfaced to 3.3V CAN microcontroller; powered from always-on battery rail. Use Value: Wide voltage range eliminates need for dedicated LDO, reducing BOM count; HOLD pin enables safe suspend during CAN bus arbitration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95320-DRMN6TP/K | 32Kb SPI EEPROM, 20MHz max @ 5V, but uses SPI Mode 0 only; no HOLD pin; different status register layout (no WPEN bit). | Lacks hardware suspend capability and flexible write protection; requires firmware-level hold management. | Select when HOLD functionality is unnecessary and cost sensitivity outweighs design flexibility. |
| BR24G32FJ-3GE2 | 32Kb I²C EEPROM (not SPI); 1MHz max clock; integrated write protect via A0/A1 pins; no WP/HOLD pins. | Requires I²C bus instead of SPI; incompatible interface protocol and timing model. | Choose only if system already uses I²C infrastructure and SPI peripherals are unavailable. |
Compared with M95320-DRMN6TP/K and BR24G32FJ-3GE2, the AT25320B-XHL-B uniquely combines SPI Mode 0/3 support, dedicated HOLD suspension, and configurable hardware/software write protection - making it optimal for robust, interruptible configuration storage in mixed-voltage industrial designs.
Availability
AT25320B-XHL-B is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, smart energy meters, and automotive body electronics requiring stable component supply and long-term obsolescence planning.
Supply support for AT25320B-XHL-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for the AT25xxx family of serial EEPROMs.
The AT25320B-XHL-B belongs to Microchip's legacy SPI serial EEPROM product line, designed specifically for reliable, low-power nonvolatile storage in industrial and commercial systems where extended data retention and wide voltage operation are mandatory.
FAQ
What is the maximum SPI clock frequency supported by the AT25320B-XHL-B?
The AT25320B-XHL-B supports up to 20 MHz clock frequency at VCC = 5.0V, 10 MHz at VCC = 2.5V, and 5 MHz at VCC = 1.8V. These values are specified in Table 4-3 of the datasheet under AC Characteristics and reflect guaranteed timing margins across the full industrial temperature range (-40°C to +85°C). The AT25320B-XHL-B must be operated within these limits to ensure reliable opcode decoding and data transfer integrity.
Does the AT25320B-XHL-B require an external pull-up resistor on the SO pin?
No, the AT25320B-XHL-B does not require an external pull-up resistor on the SO pin. The SO output is actively driven high or low during data transmission and enters a high-impedance state when CS is high or during HOLD assertion. External pull-ups may cause bus contention or violate VOL/VOH specifications, especially in multi-drop SPI configurations. The AT25320B-XHL-B datasheet explicitly specifies SO as a three-state output with no pull-up requirement.
How is block write protection configured on the AT25320B-XHL-B?
Block write protection on the AT25320B-XHL-B is configured by writing to the status register using the WRSR instruction. Bits BP1 and BP0 determine protected memory segments: 00 = none, 01 = lower 1/4 (0xC00–0xFFF), 10 = lower 1/2 (0x800–0xFFF), 11 = full array (0x000–0xFFF). The WPEN bit must be set to enable hardware protection via the WP pin. This configuration is nonvolatile and persists across power cycles. The AT25320B-XHL-B datasheet Table 6-4 defines exact address ranges for each protection level.
Can the AT25320B-XHL-B operate reliably at 1.8V supply voltage?
Yes, the AT25320B-XHL-B is fully specified for operation at 1.8V (minimum VCC = 1.8V, maximum = 5.5V). At 1.8V, it supports SPI communication up to 5 MHz, maintains 100-year data retention, and guarantees 1,000,000 write cycles. DC characteristics including VOL2 (0.2V max), VOH2 (VCC – 0.2V min), and ISB1 (<0.1 μA standby current) are characterized across this range. The AT25320B-XHL-B ordering code "L" explicitly denotes 1.8V–5.5V operation, confirming its suitability for ultra-low-power battery-backed systems.
What is the function of the HOLD pin on the AT25320B-XHL-B?
The HOLD pin on the AT25320B-XHL-B suspends ongoing SPI communication without resetting the internal address counter or command state. When asserted low while SCK is low, it places SO in high-impedance and ignores SI inputs until de-asserted. This allows the master controller to service higher-priority interrupts (e.g., CAN message reception) and resume exactly where the transaction left off. The AT25320B-XHL-B HOLD timing parameters (tHD, tCD, tLZ, tHZ) are defined in Table 4-3 and Figure 7-8, ensuring deterministic behavior across voltage and temperature conditions.
AT25320B-XHL-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 32Kbit
- Memory Organization:
- 4K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25320B-XHL-B FAQ
1.How can I place an order for AT25320B-XHL-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25320B-XHL-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25320B-XHL-B reliable?
The price and inventory of AT25320B-XHL-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25320B-XHL-B is usually 5 days.
3.What payment methods are accepted for AT25320B-XHL-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25320B-XHL-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25320B-XHL-B?
AT25320B-XHL-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25320B-XHL-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25320B-XHL-B?
For technical support, including AT25320B-XHL-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25320B-XHL-B requirements.
6.How does Aetrix verify that AT25320B-XHL-B is sourced from the original manufacturer or authorized distributors?
All AT25320B-XHL-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25320B-XHL-B meets industry standards.
7.What is the process for return or replacement of AT25320B-XHL-B?
All AT25320B-XHL-B units undergo pre-shipment inspection (PSI). If there is an issue with AT25320B-XHL-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25320B-XHL-B part is unused and in its original packaging.
Return procedure for AT25320B-XHL-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25320B-XHL-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
