Microchip Technology AT25320N-10SI
- Part No.:
- AT25320N-10SI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25320N-10SI.pdf
- Description:
- IC EEPROM 32KBIT SPI 3MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,321
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25320N-10SI from Atmel (now Microchip Technology) is a 32-Kbit SPI serial EEPROM organized as 4096 × 8-bit memory, operating across 2.7V–5.5V supply range with industrial temperature rating (−40°C to +85°C). It supports SPI Modes 0 and 3, delivers up to 3.0 MHz clock rate at 5V, features 32-byte page write capability, and includes hardware/software write protection via WP pin and status register. It is used in embedded systems requiring nonvolatile data storage with low-power operation, such as industrial sensor nodes and programmable logic controllers.
For engineers reviewing the AT25320N-10SI datasheet, AT25320N-10SI pinout, AT25320N-10SI application, or AT25320N-10SI equivalent, key selection criteria include its 2.7–5.5V voltage range, industrial-grade temperature support, 5 ms typical write cycle time, block-level write protection (1/4, 1/2, or full array), and compatibility with microcontrollers featuring standard SPI peripherals - especially where space-constrained SOIC-8 packaging and reliable 1 million endurance cycles are required.
Technical Context
The AT25320N-10SI functions exclusively as an SPI slave device, with dedicated SI (input) and SO (output) pins enabling full-duplex communication under master-controlled SCK. Its internal architecture uses an 8-bit instruction register and MSB-first data transfer, supporting op-codes for read, write, status register access, and write enable/disable.
It implements dual-layer write protection: software-based via WRSR-configurable BP0/BP1 bits (selecting 0%, 25%, 50%, or 100% array protection), and hardware-based via the WP pin when WPEN = 1. The HOLD pin allows pausing ongoing serial transfers without resetting the sequence, while CS-driven selection ensures isolation during multi-device bus operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 32 Kbit (4096 × 8-bit), sufficient for firmware parameter storage or calibration data in compact embedded systems. |
| Supply Voltage Range | 2.7V to 5.5V - enables direct interface with both 3.3V and 5V microcontrollers without level-shifting. |
| Max Clock Frequency | 3.0 MHz at VCC = 5.0V - supports high-throughput configuration reads/writes in real-time control loops. |
| Write Cycle Time | 5 ms typical - defines minimum interval between successive write commands; impacts system responsiveness during logging. |
| Endurance & Retention | 1 million write cycles / 100 years data retention - meets long-life requirements in unattended industrial equipment. |
| Operating Temperature | −40°C to +85°C (industrial grade) - validated for deployment in factory automation, motor drives, and outdoor metering. |
| Package | 8-lead JEDEC SOIC (8S1) - surface-mount compatible with standard reflow profiles and PCB assembly lines. |
Pinout & Package
AT25320N-10SI is supplied in an 8-lead JEDEC SOIC package (8S1), measuring 4.90 mm × 3.90 mm × 1.75 mm, with gull-wing leads and 1.27 mm pitch. Pin 1 is marked by a notch or dot; the package is RoHS-compliant and rated for industrial temperature operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept instructions; high-Z output state when deasserted. |
| SCK | Serial Clock | Input-only synchronous timing reference; determines data sampling edge per SPI mode (Mode 0/3). |
| SI | Serial Data Input | Accepts op-code, address, and data bits MSB-first; ignored unless CS is low and device is write-enabled. |
| SO | Serial Data Output | Tri-state output delivering read data or status bits; high-impedance when CS high or HOLD active. |
| GND | Ground Reference | Primary return path for VCC current and signal references; requires low-impedance PCB connection. |
| VCC | Power Supply | Single 2.7–5.5V supply; decoupling capacitor (0.1 µF) recommended near pin for noise immunity. |
| WP | Write Protect | Hardware lock for status register writes when WPEN = 1; tied low to prevent accidental configuration changes. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer (e.g., during interrupt servicing) without losing byte alignment or address state. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Ensures interoperability with diverse MCU families (e.g., STM32, PIC, MSP430) without protocol translation. |
| 32-byte Page Write | Reduces total programming time vs. byte-write; enables efficient bulk updates of configuration blocks. |
| Block Write Protection | Configurable via status register to lock 25%, 50%, or 100% of memory - prevents corruption of critical firmware tables. |
| WP Pin + WPEN Bit Control | Allows flexible protection schemes: permanent hardware lock (WP low + WPEN=1) or software-only control (WP high). |
| Self-timed Write Cycle | Eliminates need for external timing circuitry or polling delay estimation; RDSR bit 0 confirms completion. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
|
Use Scenario: Storing I/O mapping, scaling coefficients, and alarm thresholds in programmable logic controllers deployed in manufacturing cells. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed during boot and runtime via SPI; retains values across power cycles and brownouts. Use Value: Enables field-upgradable configurations without firmware reflashing; 1M endurance supports decades of recalibration events. |
Use Scenario: Holding patient-specific calibration constants (e.g., sensor gain/offset) in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for FDA-regulated calibration data; accessed only during device initialization or service mode. Use Value: Block protection prevents accidental overwrites; industrial temp rating ensures reliability in clinical environments with ambient fluctuations. |
| Automotive Body Control Module | Smart Energy Meter Firmware Parameters |
|
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock settings in 12V automotive body control units. IC Role / Device Role / Timing Role: Low-voltage EEPROM interfaced directly to 3.3V CAN microcontroller; operates reliably during cold cranking (down to 2.7V). Use Value: 2.7–5.5V operation eliminates need for auxiliary LDO; SOIC-8 footprint fits tight board spaces near MCU. |
Use Scenario: Storing tariff schedules, meter ID, and cryptographic keys in ANSI C12.19-compliant smart electricity meters. IC Role / Device Role / Timing Role: Secure configuration store with hardware write protection (WP pin tied low) to prevent unauthorized parameter modification. Use Value: WPEN bit allows factory provisioning before WP tie-down; 100-year retention meets utility infrastructure lifetime requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95320-WMN6TP | 32 Kbit SPI EEPROM, 2.5–5.5V, 20 MHz max clock, SOIC-8, same pinout but faster timing and higher ICC. | Higher-speed read/write suits data-logging applications; less suitable for ultra-low-power sleep modes due to higher ISB. | Select M95320-WMN6TP when system clock > 3 MHz is needed and standby current < 1 µA is not critical. |
| 25AA320A-I/SN | 32 Kbit SPI EEPROM, 1.8–5.5V, 10 MHz max clock, SOIC-8, Microchip-branded successor with enhanced ESD tolerance. | Broadest voltage range supports single-supply battery-powered designs; identical instruction set and pinout to AT25320N-10SI. | Choose 25AA320A-I/SN for new designs requiring extended voltage flexibility and long-term Microchip product continuity. |
Compared with M95320-WMN6TP and 25AA320A-I/SN, AT25320N-10SI offers optimal balance of industrial temperature support, proven 1M-cycle endurance, and minimal design change risk in legacy systems - especially where 3.0 MHz bandwidth and 2.7V minimum operation are sufficient and cost sensitivity favors mature silicon.
Availability
AT25320N-10SI is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, and automotive body electronics requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for AT25320N-10SI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation, now part of Microchip Technology, is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for embedded systems.
The AT25xxx family was designed specifically for robust, low-power serial EEPROM applications in industrial, automotive, and consumer systems - emphasizing SPI simplicity, wide voltage operation, and field-proven reliability.
FAQ
What is the maximum clock frequency supported by AT25320N-10SI?
The AT25320N-10SI supports up to 3.0 MHz at VCC = 5.0V, 2.1 MHz at VCC = 2.7–5.5V, and 0.5 MHz at VCC = 1.8–3.6V. For the AT25320N-10SI specifically - which is rated for 2.7–5.5V operation - the maximum usable clock frequency is 2.1 MHz across its full voltage range, with 3.0 MHz achievable only at nominal 5.0V. This ensures timing margin compliance in noisy industrial environments.
Does AT25320N-10SI require an external pull-up resistor on the SO pin?
No, AT25320N-10SI does not require an external pull-up on the SO pin. Its SO output is actively driven high or low during valid data transmission and enters high-impedance state when CS is high or HOLD is asserted. External pull-ups may cause bus contention or increased power consumption and are unnecessary per the AT25320N-10SI datasheet recommendations.
How is write protection configured on AT25320N-10SI?
AT25320N-10SI supports two independent write protection mechanisms: software-based via BP0/BP1 bits in the status register (set using WRSR instruction), and hardware-based via the WP pin when WPEN = 1. To enable hardware protection, the WP pin must be pulled low and WPEN bit programmed to "1"; this locks the status register and protected memory blocks until WP is released and WPEN cleared - a process requiring careful sequencing in the AT25320N-10SI firmware.
What is the meaning of the "-10SI" suffix in AT25320N-10SI?
The "-10SI" suffix in AT25320N-10SI indicates two key attributes: "10" denotes a maximum write cycle time of 10 ms (though typical is 5 ms), and "SI" specifies industrial temperature grade (−40°C to +85°C) in an 8-lead SOIC package. This distinguishes it from commercial-grade variants (e.g., -10SC) and higher-timing versions (e.g., -10PI with 5 ms max). The "N" denotes lead-free, RoHS-compliant construction.
Can AT25320N-10SI be used with a 1.8V microcontroller system?
No, AT25320N-10SI is not rated for 1.8V operation. Its specified supply range is 2.7V to 5.5V. For 1.8V systems, the AT25320N-10SI-1.8 variant (with -1.8 suffix) must be used - it supports 1.8–3.6V operation and has different AC timing characteristics. Using AT25320N-10SI below 2.7V risks unreliable communication, failed writes, or undefined behavior, as confirmed by the AT25320N-10SI absolute maximum ratings and DC characteristics tables.
AT25320N-10SI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 32Kbit
- Memory Organization:
- 4K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25320N-10SI FAQ
1.How can I place an order for AT25320N-10SI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25320N-10SI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25320N-10SI reliable?
The price and inventory of AT25320N-10SI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25320N-10SI is usually 5 days.
3.What payment methods are accepted for AT25320N-10SI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25320N-10SI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25320N-10SI?
AT25320N-10SI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25320N-10SI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25320N-10SI?
For technical support, including AT25320N-10SI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25320N-10SI requirements.
6.How does Aetrix verify that AT25320N-10SI is sourced from the original manufacturer or authorized distributors?
All AT25320N-10SI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25320N-10SI meets industry standards.
7.What is the process for return or replacement of AT25320N-10SI?
All AT25320N-10SI units undergo pre-shipment inspection (PSI). If there is an issue with AT25320N-10SI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25320N-10SI part is unused and in its original packaging.
Return procedure for AT25320N-10SI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25320N-10SI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
