Microchip Technology AT25640-10PC-1.8
- Part No.:
- AT25640-10PC-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT25640-10PC-1.8.pdf
- Description:
- IC EEPROM 64KBIT SPI 3MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,619
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25640-10PC-1.8 from Atmel is a 64 Kbit (8192 × 8) SPI serial EEPROM optimized for low-voltage embedded systems, operating from 1.8 V to 3.6 V, supporting 32-byte page writes and block write protection (1/4, 1/2, or full array), with 5 ms typical write cycle time and 1 million endurance cycles - used in battery-powered IoT sensors and portable medical devices.
For engineers reviewing the AT25640-10PC-1.8 datasheet, AT25640-10PC-1.8 pinout, AT25640-10PC-1.8 application, or AT25640-10PC-1.8 equivalent, key selection criteria include 1.8 V operation margin, SPI Mode 0/3 compatibility, hardware/software write protection via WP pin and status register, and PDIP-8 package suitability for prototyping and industrial control interfaces.
Technical Context
The AT25640-10PC-1.8 implements a synchronous slave SPI interface with separate SI/SO lines, MSB-first data transfer, and chip-select–driven command protocol. It uses an 8-bit instruction register with op-codes for WREN, WRDI, RDSR, WRSR, READ, and WRITE, requiring explicit write-enable before programming.
Internal architecture includes nonvolatile status register bits (BP0/BP1/WPEN) controlling block protection granularity and hardware write enable/disable logic tied to the WP pin state. The HOLD pin suspends ongoing serial communication without resetting the sequence, enabling multi-device arbitration on shared buses.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8192 × 8 bytes), sufficient for firmware parameter storage and calibration data in resource-constrained edge nodes. |
| Supply Voltage Range | 1.8 V to 3.6 V - enables direct integration with 1.8 V logic families and ultra-low-power microcontrollers without level-shifting. |
| Max Clock Frequency | 0.5 MHz at 1.8 V - defines maximum SPI throughput (≈400 kbps effective) under lowest-voltage operation. |
| Write Cycle Time | 20 ms max at 1.8 V - determines worst-case latency for persistent configuration updates in real-time systems. |
| Endurance | 1 million write cycles - supports daily reconfiguration over 27 years, suitable for field-upgradable industrial controllers. |
| Data Retention | 100 years at 25°C - ensures long-term reliability of stored calibration coefficients and security keys without refresh. |
| Standby Current | 0.2 µA max at 1.8 V - minimizes quiescent power draw in always-on sensor nodes powered by coin cells. |
Pinout & Package
AT25640-10PC-1.8 is supplied in an 8-pin PDIP (Plastic Dual Inline Package), 0.300" wide, with through-hole mounting and standard 0.1" pin pitch - ideal for breadboard evaluation, legacy PCBs, and manual assembly in low-volume industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be low to accept commands; high impedance SO when CS high prevents bus contention. |
| SCK | Serial Clock Input | Master-generated clock synchronizing all data transfers; supports SPI Modes 0 and 3 only. |
| SI | Serial Data Input | Receives op-codes, addresses, and write data; ignored during HOLD or when CS is high. |
| SO | Serial Data Output | Drives read data and status bits; tri-states when CS high or during internal write cycles. |
| GND | Ground Reference | Signal and power return path; must be low-impedance to maintain noise immunity in mixed-signal environments. |
| VCC | Power Supply | 1.8 V to 3.6 V input; bypass capacitor required near pin to suppress switching transients during page writes. |
| WP | Write Protect | Hardware lock for status register and protected memory blocks when WPEN = 1 and WP = low. |
| HOLD | Communication Suspend | Pauses ongoing SPI transaction without resetting address counter; requires SCK low to assert/deassert. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-Voltage Operation | Supports 1.8 V, 2.7 V, and 5.0 V supply rails - eliminates need for separate voltage translators in multi-rail systems. |
| Page Write Mode | 32-byte burst writes reduce total programming time vs. byte-by-byte writes - critical for fast firmware patching in field-deployed units. |
| Four-Level Block Protection | Configurable via status register to lock 0%, 25%, 50%, or 100% of memory - enables secure bootloader partitioning and user-data isolation. |
| Hardware + Software Write Protection | WP pin and WRSR instruction jointly enforce data integrity - prevents accidental overwrites during power brownouts or firmware bugs. |
| Self-Timed Internal Write | No external erase step required; automatic completion detection via RDSR RDY bit - simplifies host firmware and avoids timing-critical polling loops. |
Applications
| Smart Meter Calibration Storage | Portable ECG Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated ADC gain/offset values and utility-specific tariff tables in residential electricity meters with tamper-resistant requirements. IC Role / Device Role / Timing Role: Nonvolatile parameter repository accessed during boot and runtime via SPI; WP pin tied low to prevent field modification of calibration constants. Use Value: Ensures metrological accuracy over 10+ year service life while meeting IEC 62056 compliance for secure data retention. | Use Scenario: Holding patient-specific lead configuration, sampling rate presets, and diagnostic thresholds in handheld electrocardiogram recorders. IC Role / Device Role / Timing Role: Low-power EEPROM interfaced to ARM Cortex-M0+ MCU; operates from single 1.8 V Li-ion cell; standby current <0.2 µA extends battery life. Use Value: Enables >12-month battery life between charges while preserving clinical settings across power cycles and firmware updates. |
| Industrial PLC I/O Mapping Table | Automotive Body Control Module NVM |
Use Scenario: Storing dynamic I/O assignment tables and alarm trigger conditions in programmable logic controllers deployed in factory automation cabinets. IC Role / Device Role / Timing Role: SPI EEPROM mapped into MCU's peripheral address space; HOLD pin used to pause reads during cyclic scan interrupts. Use Value: Allows hot-swappable I/O module reconfiguration without controller reset, reducing machine downtime during maintenance. | Use Scenario: Retaining seat position memory, mirror angle presets, and lighting profiles in 12 V automotive body control units with 1.8 V domain isolation. IC Role / Device Role / Timing Role: Secondary NVM supplementing main MCU flash; powered from 1.8 V LDO rail; WP pin controlled by system security controller. Use Value: Meets AEC-Q100 Grade 2 temperature range (-40°C to +105°C) and supports secure, authenticated write access per UNECE R155 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95640-DRMN3TP/K | STMicroelectronics 64 Kbit SPI EEPROM; 1.8 V to 5.5 V operation; 5 ms write cycle; same 8-pin SOIC package but not PDIP. | Designed for surface-mount production; lacks PDIP variant; supports faster 10 MHz clock at 5 V but de-rates to 1 MHz at 1.8 V. | Select when board layout uses SOIC and higher-speed operation above 1.8 V is needed; verify HOLD/HP pin mapping differs. |
| BR24G64FJ-WE2 | Rohm 64 Kbit SPI EEPROM; 1.6 V to 5.5 V range; 5 ms write cycle; supports 10 MHz max clock; available in 8-pin TSSOP only. | Optimized for automotive AEC-Q100 Grade 1; includes built-in error correction; no PDIP option; different status register bit layout. | Prefer for automotive-grade designs requiring enhanced reliability; requires firmware adaptation for status register interpretation. |
Compared with M95640-DRMN3TP/K and BR24G64FJ-WE2, AT25640-10PC-1.8 uniquely offers through-hole PDIP packaging for prototyping and legacy repair, guaranteed 1.8 V operation down to -40°C, and a mature, widely documented instruction set - making it optimal for industrial control upgrades and educational platforms where mechanical robustness and debug accessibility matter.
Availability
AT25640-10PC-1.8 is available at Aetrix Electronics and suitable for smart meter calibration storage, portable ECG device configuration, and industrial PLC I/O mapping requiring stable component supply across extended product lifecycles.
Supply support for AT25640-10PC-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and wireless solutions for embedded systems.
The AT25xxx family was designed specifically for reliable, low-voltage serial data storage in industrial, medical, and consumer applications where SPI simplicity, write endurance, and long-term data retention are critical.
FAQ
What is the minimum supply voltage required for reliable operation of the AT25640-10PC-1.8?
The AT25640-10PC-1.8 is specified for reliable operation from 1.8 V to 3.6 V. Its absolute minimum functional supply is 1.8 V - below this, read/write functionality is not guaranteed per datasheet limits. At 1.8 V, AC timing parameters such as fSCK (max 0.5 MHz) and tWC (max 20 ms) apply, and ISB remains ≤0.2 µA. Operating below 1.8 V risks data corruption or command failure.
Does the AT25640-10PC-1.8 support SPI Mode 1 or Mode 2, or only Modes 0 and 3?
The AT25640-10PC-1.8 explicitly supports only SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as confirmed in the Features section and timing diagrams. It does not support Mode 1 or Mode 2. Attempting Mode 1 or 2 will result in incorrect data sampling due to mismatched clock polarity and phase alignment with SI/SO transitions.
How does the HOLD pin function during an active write cycle in the AT25640-10PC-1.8?
The HOLD pin has no effect during an internal write cycle (tWC) in the AT25640-10PC-1.8. Once CS goes high to initiate programming, the device ignores all inputs including HOLD until the write completes. HOLD is only active during read or command sequences - it pauses serial communication by placing SO in high-impedance state while preserving the internal address counter.
Can the AT25640-10PC-1.8 be used interchangeably with the AT25640-10PC (5 V version) on the same PCB?
No - the AT25640-10PC-1.8 is not interchangeable with the 5 V AT25640-10PC on the same PCB. While pinout and package match, the -1.8 variant requires 1.8–3.6 V supply and exhibits different timing (e.g., 0.5 MHz max clock vs. 3.0 MHz), lower drive strength, and distinct DC characteristics. Substituting without adjusting VCC, pull-ups, and firmware timing risks communication failure or damage if 5 V is applied.
What happens if the WP pin is held low while the WPEN bit is '0' in the AT25640-10PC-1.8 status register?
When WPEN = 0, the WP pin is disabled regardless of its logic level - holding WP low has no protective effect. The device allows full write access to the status register and unprotected memory blocks. This configuration enables safe initial programming in systems where WP is hardwired to ground, as described in Table 5 of the datasheet. Only when WPEN = 1 does WP = low activate hardware protection.
AT25640-10PC-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT25640-10PC-1.8 FAQ
1.How can I place an order for AT25640-10PC-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25640-10PC-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25640-10PC-1.8 reliable?
The price and inventory of AT25640-10PC-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25640-10PC-1.8 is usually 5 days.
3.What payment methods are accepted for AT25640-10PC-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25640-10PC-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25640-10PC-1.8?
AT25640-10PC-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25640-10PC-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25640-10PC-1.8?
For technical support, including AT25640-10PC-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25640-10PC-1.8 requirements.
6.How does Aetrix verify that AT25640-10PC-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25640-10PC-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25640-10PC-1.8 meets industry standards.
7.What is the process for return or replacement of AT25640-10PC-1.8?
All AT25640-10PC-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25640-10PC-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25640-10PC-1.8 part is unused and in its original packaging.
Return procedure for AT25640-10PC-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25640-10PC-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

