My Inquiry
My Account
Microchip Technology AT25640A-10TI-2.7
- Part No.:
- AT25640A-10TI-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25640A-10TI-2.7.pdf
- Description:
- IC EEPROM 64KBIT SPI 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,904
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25640A-10TI-2.7 from Microchip Technology (formerly Atmel) is a 64 Kbit SPI serial EEPROM organized as 8192 × 8-bit memory, supporting 2.7–5.5 V operation, 20 MHz clock rate at 5 V, and 32-byte page write mode. It features hardware/software write protection, automotive-grade temperature range (−40°C to +85°C), and TSSOP-8 packaging for space-constrained industrial control and automotive body electronics.
For engineers reviewing the AT25640A-10TI-2.7 datasheet, AT25640A-10TI-2.7 pinout, AT25640A-10TI-2.7 application, or AT25640A-10TI-2.7 equivalent, key selection criteria include low-voltage SPI compatibility, block-level write protection granularity (1/4, 1/2, or full array), self-timed 5 ms max write cycle, 1 million endurance cycles, and TSSOP-8 footprint suitability for high-density PCB layouts.
Technical Context
The AT25640A-10TI-2.7 operates as an SPI slave device with dedicated SI/SO lines, supports Modes 0 and 3, and uses CS-driven selection with HOLD for communication suspension. Its status register (BP1/BP0/WPEN) enables nonvolatile, configurable memory segmentation protection.
It requires WREN before WRITE, supports automatic address increment during READ, and enforces write disable via WRDI or WP pin assertion when WPEN=1. Internal write cycles ignore all commands except RDSR, ensuring deterministic READY/BUSY polling via bit 0 of the status register.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8192 × 8-bit), enabling storage of firmware patches, calibration data, or configuration registers in resource-limited microcontroller systems |
| Supply Voltage Range | 2.7 V to 5.5 V - supports direct interfacing with 3.3 V and 5 V logic without level shifters |
| Max Clock Frequency | 20 MHz at VCC = 5 V - enables fast bulk read/write transfers (e.g., 32-byte page write in ~1.6 ms) |
| Write Cycle Time | 5 ms maximum - defines minimum interval between successive write operations; no external delay required |
| Endurance & Retention | 1 million write cycles / 100 years data retention - suitable for field-updatable systems requiring long-term reliability |
| Operating Temperature | −40°C to +85°C - qualified for under-hood automotive, industrial PLCs, and outdoor metering applications |
| Package | 8-lead TSSOP (8A2), 3.0 mm × 4.4 mm footprint - provides thermal and mechanical robustness while minimizing board area |
Pinout & Package
AT25640A-10TI-2.7 is housed in an 8-lead Thin Shrink Small Outline Package (TSSOP), JEDEC-compliant 8A2 outline, with 0.65 mm pitch, 3.0 mm × 4.4 mm body size, and exposed pad not present. Pin 1 is marked by a beveled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable; must be held low for entire SPI transaction; controls SO output state (high-Z when high) |
| SCK | Serial Clock | Input-only master-generated clock; timing-critical for setup/hold compliance; supports up to 20 MHz at 5 V |
| SI | Serial Data Input | Accepts op-codes, addresses, and data; MSB-first; ignored during HOLD or when CS is high |
| SO | Serial Data Output | Tri-state output delivering read data or status bits; high-Z when CS high or during HOLD |
| GND | Ground Reference | Signal and power return path; must be low-impedance to minimize noise on SPI lines |
| VCC | Power Supply | 2.7–5.5 V supply; decoupling capacitor (0.1 µF) recommended within 10 mm of VCC/GND pins |
| WP | Write Protect | Hardware lock for status register and protected memory blocks when WPEN=1; tied low to enforce read-only mode |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting sequence; requires SCK low during assertion/deassertion |
Key Features
| Feature | Design Value |
|---|---|
| 32-byte Page Write Mode | Enables efficient burst programming of up to 32 contiguous bytes per CS pulse, reducing total write time vs. byte-wise writes |
| Four-Level Block Protection | Configurable via status register (BP1/BP0) to lock 0%, 25%, 50%, or 100% of memory - prevents accidental overwrite of critical calibration or security keys |
| Hardware + Software Write Protection | WP pin + WRSR instruction allow layered defense: WPEN bit enables/disables hardware lock, while WRDI disables all writes regardless of WP state |
| Automotive-Grade Qualification | Meets AEC-Q100 stress test requirements for temperature cycling, HAST, and ESD - validated for use in vehicle ECUs and ADAS subsystems |
| Low Standby Current | 2.0 µA typical at 5 V (ISB3), <0.1 µA at 1.8 V (ISB1) - extends battery life in always-on telematics and sensor nodes |
Applications
| Automotive Body Control Module | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in a vehicle's BCM. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced to an 8-bit MCU via SPI; accessed during power-up and user adjustment events. Use Value: Enables personalized settings retention across ignition cycles with guaranteed 100-year data integrity and immunity to voltage dips during engine cranking. |
Use Scenario: Holding I/O mapping tables, PID tuning parameters, and alarm thresholds in a DIN-rail mounted PLC. IC Role / Device Role / Timing Role: Field-updatable parameter store accessed over SPI during commissioning or maintenance; write-protected during normal runtime. Use Value: Eliminates need for external backup batteries or supercapacitors while supporting >1M reprogramming cycles for firmware updates and recalibration. |
| Smart Energy Meter Calibration Data | Medical Infusion Pump Safety Settings |
Use Scenario: Storing factory-calibrated ADC gain/offset coefficients and tariff tables in a Class 0.2 electricity meter. IC Role / Device Role / Timing Role: Tamper-resistant memory holding metrology-critical values; write-protected after calibration using BP1/BP0 bits. Use Value: Prevents unauthorized modification of billing parameters while maintaining traceable, NIST-aligned calibration history across 10+ year product lifetime. |
Use Scenario: Securing drug library limits, flow rate constraints, and alarm thresholds in an FDA-cleared infusion pump. IC Role / Device Role / Timing Role: Safety-critical nonvolatile store accessed only during authorized service mode; WP pin hardwired to prevent runtime writes. Use Value: Meets IEC 62304 SW safety classification requirements by enforcing immutable operational boundaries and enabling audit-log timestamping via external controller. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95640-DW DW | STMicroelectronics 64 Kbit SPI EEPROM; identical 2.7–5.5 V range, 20 MHz max, TSSOP-8 package, but rated −40°C to +125°C (extended temp) | Preferred for under-hood automotive sensors where ambient exceeds +85°C | Select M95640-DW when extended temperature qualification is mandatory and WPEN-controlled block protection is acceptable |
| BR24G64FJ-WE2 | Rohm 64 Kbit SPI EEPROM; 1.7–5.5 V range, 10 MHz max, same TSSOP-8 footprint, but lacks HOLD pin and uses different status register layout | Suitable for cost-sensitive consumer IoT devices where HOLD functionality is unused | Choose BR24G64FJ-WE2 only if system design omits HOLD usage and can accommodate alternate write-protection implementation |
Compared with M95640-DW and BR24G64FJ-WE2, AT25640A-10TI-2.7 offers optimal balance of industrial temperature range, full SPI feature set (HOLD, WP, page write), and proven AEC-Q100 compliance - making it the preferred choice for automotive body electronics and industrial control where functional completeness and qualification rigor are required.
Availability
AT25640A-10TI-2.7 is available at Aetrix Electronics and suitable for automotive body control modules, industrial PLCs, smart energy meters, and medical infusion pumps requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for AT25640A-10TI-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel memory products, including rigorous testing, documentation, and long-term manufacturing commitments.
The AT25640A-10TI-2.7 belongs to Microchip's legacy serial EEPROM family designed for reliable, low-power nonvolatile storage in automotive, industrial, and medical systems where SPI interface simplicity and robust write protection are essential.
FAQ
What is the maximum clock frequency supported by AT25640A-10TI-2.7?
The AT25640A-10TI-2.7 supports up to 20 MHz SCK frequency when VCC = 5.0 V. At 2.7 V, the maximum clock rate is 10 MHz, and at 1.8 V it drops to 5 MHz. These values are specified in the AC Characteristics table and must be observed to ensure reliable data sampling and setup/hold timing compliance.
Does AT25640A-10TI-2.7 require an external erase cycle before writing?
No, AT25640A-10TI-2.7 does not require a separate erase cycle. All write operations are self-timed and automatically erase the target memory location prior to programming. The internal write cycle completes in ≤5 ms, after which the RDY bit (bit 0 of status register) clears to indicate readiness for the next command.
How is block write protection configured on AT25640A-10TI-2.7?
Block write protection on AT25640A-10TI-2.7 is configured by setting BP1 and BP0 bits in the status register via the WRSR instruction. These bits define four protection levels: 00 (no protection), 01 (1/4 array), 10 (1/2 array), or 11 (full array). Protection applies only when WPEN = 1 and WP pin is low, or when software write disable is active.
What is the function of the HOLD pin on AT25640A-10TI-2.7?
The HOLD pin on AT25640A-10TI-2.7 suspends ongoing SPI communication without resetting the internal address counter or command state. When asserted low (with SCK low), it places SO in high-impedance and ignores SI inputs. Deasserting HOLD resumes transmission from the exact point of suspension, preserving multi-byte read/write sequences.
Is AT25640A-10TI-2.7 compatible with both SPI Mode 0 and Mode 3?
Yes, AT25640A-10TI-2.7 is explicitly compatible with SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1). This dual-mode support allows seamless integration with diverse microcontrollers including legacy 68HC11 derivatives and modern ARM Cortex-M devices without requiring protocol translation or GPIO bit-banging.
AT25640A-10TI-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25640A-10TI-2.7 FAQ
1.How can I place an order for AT25640A-10TI-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25640A-10TI-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25640A-10TI-2.7 reliable?
The price and inventory of AT25640A-10TI-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25640A-10TI-2.7 is usually 5 days.
3.What payment methods are accepted for AT25640A-10TI-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25640A-10TI-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25640A-10TI-2.7?
AT25640A-10TI-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25640A-10TI-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25640A-10TI-2.7?
For technical support, including AT25640A-10TI-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25640A-10TI-2.7 requirements.
6.How does Aetrix verify that AT25640A-10TI-2.7 is sourced from the original manufacturer or authorized distributors?
All AT25640A-10TI-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25640A-10TI-2.7 meets industry standards.
7.What is the process for return or replacement of AT25640A-10TI-2.7?
All AT25640A-10TI-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT25640A-10TI-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25640A-10TI-2.7 part is unused and in its original packaging.
Return procedure for AT25640A-10TI-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25640A-10TI-2.7 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
