Microchip Technology AT25640A-10TU-2.7
- Part No.:
- AT25640A-10TU-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT25640A-10TU-2.7.pdf
- Description:
- IC EEPROM 64KBIT SPI 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,109
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25640A-10TU-2.7 from Microchip Technology (formerly Atmel) is a 64 Kbit SPI serial EEPROM organized as 8192 × 8-bit memory, operating from 2.7V to 5.5V, supporting 20 MHz clock rate at 5V, with 32-byte page write capability and hardware/software write protection via WP pin and status register. It serves as nonvolatile configuration storage in industrial controllers and embedded systems requiring low-voltage operation and high endurance.
For engineers reviewing the AT25640A-10TU-2.7 datasheet, AT25640A-10TU-2.7 pinout, AT25640A-10TU-2.7 application, or AT25640A-10TU-2.7 equivalent, key selection considerations include its TSSOP-8 package, 2.7–5.5 V supply range, 1 million write cycles, 100-year data retention, and SPI Mode 0/3 compatibility for microcontroller interfacing.
Technical Context
The AT25640A-10TU-2.7 implements a synchronous SPI slave interface with separate SI/SO lines, CS-controlled selection, and HOLD pin for pausing communication without resetting the sequence. It uses an 8-bit instruction register with MSB-first transmission and supports WREN/WRDI/RDSR/WRSR/READ/WRITE op-codes.
Block write protection is configured via BP0/BP1 bits in the status register to protect 0%, 25%, 50%, or 100% of the memory array. Hardware write protection is enabled only when WPEN = 1 and WP = low; otherwise, software control dominates. The device powers up in write-disabled state and requires explicit WREN before programming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8192 × 8-bit), sufficient for firmware parameters, calibration data, or device ID storage in space-constrained designs. |
| Supply Voltage Range | 2.7 V to 5.5 V - enables direct integration with 3.3 V and 5 V logic systems without level-shifting. |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports fast configuration reads during system boot or runtime updates. |
| Page Write Size | 32 bytes - minimizes write latency per transaction and reduces host MCU overhead versus byte-write-only devices. |
| Endurance & Retention | 1 million write cycles / 100 years data retention - meets long-life requirements for industrial logging and field-upgradeable systems. |
| Write Cycle Time | 5 ms max - deterministic self-timed erase-and-program eliminates need for polling delay estimation in firmware. |
| Operating Temperature | –40°C to +85°C - qualified for industrial ambient environments without derating. |
Pinout & Package
AT25640A-10TU-2.7 is supplied in an 8-lead TSSOP package (JEDEC MO-153, 4.4 mm body width), RoHS-compliant and green-marked ("U" suffix), with 0.65 mm lead pitch and standard pin 1 indicator.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable; must be low to accept instructions; high impedance on SO when CS high. |
| SCK | Serial Clock | Input-only master-generated clock; defines timing for SI sampling and SO output edges (Mode 0/3 compatible). |
| SI | Serial Data Input | Accepts op-code, address, and data; MSB-first; ignored during HOLD or internal write cycle. |
| SO | Serial Data Output | Tri-state output delivering read data or status bits; high-Z when CS high or HOLD active. |
| WP | Write Protect | Hardware lock for status register and protected memory blocks when WPEN = 1 and WP = low. |
| HOLD | Communication Suspend | Pauses ongoing SPI transfer without resetting address counter; requires SCK low during assertion. |
| VCC | Power Supply | 2.7–5.5 V supply; decoupling capacitor required near pin for noise immunity during write cycles. |
| GND | Ground Reference | Return path for all I/O and internal circuitry; must be low-impedance connection to minimize ground bounce. |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 Support | Interoperates with diverse microcontrollers (e.g., AVR, PIC, ARM Cortex-M) without protocol translation logic. |
| 32-byte Page Write | Reduces total programming time by >95% vs. byte-wise writes for multi-byte updates like sensor calibration tables. |
| Four-Tier Block Protection | Enables selective lockdown of critical sectors (e.g., bootloader config) while allowing runtime updates to user data regions. |
| WP Pin + Software Control | Dual-layer protection prevents accidental writes during power transients or firmware bugs - WP overrides software disable. |
| Self-Timed Write Cycle | Eliminates need for external timing loops or busy-waiting; RDSR polling confirms completion with single-bit efficiency. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during startup and runtime via SPI from ARM-based controller. Use Value: Ensures parameter persistence across power cycles and supports field reconfiguration without firmware reload. | Use Scenario: Retaining sensor offset/gain coefficients and patient-specific therapy settings in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, long-life data vault interfaced to safety-certified MCU over isolated SPI bus. Use Value: Meets IEC 62304 data integrity requirements with 1M-cycle endurance and 100-year retention. |
| Automotive Body Control Module | Smart Energy Meter Firmware Parameters |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock configurations in 12 V automotive systems with LDO-regulated 3.3 V rail. IC Role / Device Role / Timing Role: Low-voltage SPI EEPROM directly powered from 3.3 V domain; accessed during ignition-on initialization. Use Value: Operates reliably at 2.7 V minimum, tolerating battery brownouts while preserving user preferences. | Use Scenario: Storing tariff schedules, metering constants, and tamper-event logs in ANSI C12.20-compliant electricity meters. IC Role / Device Role / Timing Role: Tamper-resistant configuration store with hardware WP pin tied to secure microcontroller GPIO. Use Value: Prevents unauthorized parameter modification via physical WP grounding, satisfying ANSI/IEC security mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95640-DRMN6TP/K | STMicroelectronics 64 Kbit SPI EEPROM; identical 8-lead TSSOP package, 2.5–5.5 V supply, 20 MHz max clock, but uses different status register layout and lacks HOLD pin. | No HOLD functionality limits use in multi-master or interrupt-driven SPI systems requiring pause/resume. | Select when HOLD is unused and ST's qualification for automotive AEC-Q100 Grade 2 is required. |
| BR24G64FJ-3GE2 | Rohm 64 Kbit SPI EEPROM; same TSSOP-8, 1.7–5.5 V supply, 10 MHz max clock (slower), 400 kHz standby current (higher than AT25640A's 0.3 µA at 2.7 V). | Lower speed and higher quiescent current reduce suitability for battery-powered or high-throughput logging. | Prefer for ultra-low-voltage (1.7 V) operation where 20 MHz performance is not needed. |
Compared with M95640-DRMN6TP/K and BR24G64FJ-3GE2, the AT25640A-10TU-2.7 delivers superior timing headroom (20 MHz), lowest standby current in its voltage class, and unique HOLD functionality for deterministic SPI session management - making it optimal for industrial real-time systems.
Availability
AT25640A-10TU-2.7 is available at Aetrix Electronics and suitable for industrial PLCs, medical infusion pumps, automotive body control modules, and smart energy meters requiring stable component supply across extended product lifecycles.
Supply support for AT25640A-10TU-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the AT25xxxA family of SPI EEPROMs, emphasizing reliability, longevity, and industrial-grade qualification.
The AT25640A-10TU-2.7 belongs to Microchip's serial EEPROM product line, designed specifically for robust nonvolatile storage in resource-constrained embedded systems where low-power operation, high endurance, and SPI simplicity are critical.
FAQ
What is the maximum clock frequency supported by the AT25640A-10TU-2.7?
The AT25640A-10TU-2.7 supports up to 20 MHz SCK frequency when operated at VCC = 5.0 V. At lower supply voltages (e.g., 2.7 V), the maximum clock rate is reduced to 10 MHz per AC Characteristics Table 1-3. This ensures reliable setup/hold timing margins across its full 2.7–5.5 V operating range. The AT25640A-10TU-2.7 must be clocked within these limits to guarantee correct read/write behavior and avoid data corruption.
Does the AT25640A-10TU-2.7 support both SPI Mode 0 and Mode 3?
Yes, the AT25640A-10TU-2.7 explicitly supports SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), as confirmed in its Features section. Mode 0 operation is fully documented in the datasheet timing diagrams and functional description. The device functions as a slave with fixed SCK input polarity and phase alignment, enabling interoperability with common microcontrollers such as PIC, AVR, and STM32 without mode conversion logic. The AT25640A-10TU-2.7 does not support Modes 1 or 2.
How does the write protection mechanism work on the AT25640A-10TU-2.7?
The AT25640A-10TU-2.7 implements dual-layer write protection: hardware via the WP pin (when WPEN = 1 and WP = low) and software via BP0/BP1 bits in the status register. WP locks the status register and selected memory blocks; BP bits define protection granularity (0%, 25%, 50%, or 100%). The AT25640A-10TU-2.7 requires WREN before any write, and WRDI resets the latch. Protection remains active across power cycles since BP/WPEN bits are nonvolatile.
What package type is used for the AT25640A-10TU-2.7?
The AT25640A-10TU-2.7 uses an 8-lead TSSOP package (JEDEC MO-153, 4.4 mm body width), designated by the "TU" suffix in the part number. It features gull-wing leads, 0.65 mm pitch, RoHS-compliant green finish ("U"), and operates across –40°C to +85°C. This surface-mount package offers compact footprint and thermal performance suitable for dense PCB layouts in industrial and automotive applications. The AT25640A-10TU-2.7 is not offered in PDIP, SOIC, or DFN variants under this specific ordering code.
Is the AT25640A-10TU-2.7 suitable for automotive applications?
The AT25640A-10TU-2.7 is specified for industrial temperature range (–40°C to +85°C) and is available in automotive-grade versions (e.g., AT25640A-10TU-2.7A), but the standard AT25640A-10TU-2.7 is not AEC-Q100 qualified. For automotive body control or infotainment modules requiring qualification, designers should verify the specific automotive variant's documentation and test reports. The AT25640A-10TU-2.7 provides the core functionality and reliability needed in less stringent automotive subsystems, pending system-level validation.
AT25640A-10TU-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT25640A-10TU-2.7 FAQ
1.How can I place an order for AT25640A-10TU-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25640A-10TU-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25640A-10TU-2.7 reliable?
The price and inventory of AT25640A-10TU-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25640A-10TU-2.7 is usually 5 days.
3.What payment methods are accepted for AT25640A-10TU-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25640A-10TU-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25640A-10TU-2.7?
AT25640A-10TU-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25640A-10TU-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25640A-10TU-2.7?
For technical support, including AT25640A-10TU-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25640A-10TU-2.7 requirements.
6.How does Aetrix verify that AT25640A-10TU-2.7 is sourced from the original manufacturer or authorized distributors?
All AT25640A-10TU-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25640A-10TU-2.7 meets industry standards.
7.What is the process for return or replacement of AT25640A-10TU-2.7?
All AT25640A-10TU-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT25640A-10TU-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25640A-10TU-2.7 part is unused and in its original packaging.
Return procedure for AT25640A-10TU-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25640A-10TU-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
