Microchip Technology AT25640AN-10SU-1.8
- Part No.:
- AT25640AN-10SU-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25640AN-10SU-1.8.pdf
- Description:
- IC EEPROM 64KBIT SPI 20MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,182
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25640AN-10SU-1.8 from Microchip Technology (formerly Atmel) is a 64 Kbit SPI serial EEPROM organized as 8192 × 8-bit memory, supporting 1.8 V to 5.5 V supply, 20 MHz clock at 5 V, 32-byte page write, and hardware/software write protection. It serves as nonvolatile configuration storage in industrial controllers, sensor nodes, and power management ICs.
For engineers reviewing the AT25640AN-10SU-1.8 datasheet, AT25640AN-10SU-1.8 pinout, AT25640AN-10SU-1.8 application, or AT25640AN-10SU-1.8 equivalent, key selection criteria include low-voltage operation down to 1.8 V, block-level write protection (1/4, 1/2, or full array), HOLD pin for serial communication suspension, and JEDEC SOIC-8 packaging with RoHS compliance.
Technical Context
The AT25640AN-10SU-1.8 operates as an SPI slave device with separate SI and SO pins, supporting only Modes 0 (0,0) and 3 (1,1), with Mode 0 explicitly documented. Its internal architecture includes an 8-bit instruction register, nonvolatile status register (BP0/BP1/WPEN), and automatic address increment during page writes.
Write enable requires explicit WREN instruction prior to WRITE or WRSR; all programming cycles are self-timed (≤5 ms), require no pre-erase, and support RDY/BUSY polling via RDSR. The HOLD pin suspends ongoing transfers without resetting the sequence, while WP enables hardware lock of status register and protected memory blocks when WPEN = 1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8192 × 8-bit), sufficient for firmware parameter tables or calibration data in space-constrained designs. |
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interface with 1.8 V, 2.7 V, 3.3 V, and 5 V microcontrollers without level shifting. |
| Max Clock Frequency | 20 MHz at VCC = 5 V - supports high-throughput configuration loading in real-time systems. |
| Page Write Size | 32 bytes - balances write speed and endurance by limiting atomic write bursts to minimize wear per cycle. |
| Write Endurance | 1 million cycles - ensures reliable field updates over product lifetime in programmable logic or sensor calibration use cases. |
| Data Retention | 100 years at 25°C - guarantees long-term integrity of stored settings without refresh in battery-free applications. |
| Operating Temperature | –40°C to +85°C - validated for industrial ambient conditions including motor drives and outdoor metering. |
Pinout & Package
AT25640AN-10SU-1.8 is packaged in an 8-lead JEDEC SOIC (8S1), 0.150" wide body, RoHS-compliant, green package with NiPdAu lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable; must be low to accept op-codes and data; high impedance on SO when CS high. |
| SCK | Serial Clock | Input-only master-generated clock; timing critical for tWH/tWL (20–80 ns min/max depending on VCC). |
| SI | Serial Data Input | Receives op-code, address, and data MSB-first; ignored during HOLD or write cycle. |
| SO | Serial Data Output | Drives read data MSB-first; enters high-Z state when CS high or HOLD active. |
| GND | Ground Reference | Return path for VCC and I/O; decoupling capacitor required within 10 mm of VCC/GND pins. |
| VCC | Power Supply | 1.8–5.5 V input; ICC1 = 7.5–10 mA max during 5 V/20 MHz read; ISB1 < 0.1 µA at 1.8 V standby. |
| WP | Write Protect | Hardware lock for status register and protected memory blocks when WPEN = 1 and WP = low. |
| HOLD | Communication Suspend | Pauses serial transfer without reset; requires SCK low during assertion; tHD/tCD = 5–20 ns setup/hold. |
Key Features
| Feature | Design Value |
|---|---|
| Block Write Protection | Configurable via status register to protect 0%, 25%, 50%, or 100% of memory - prevents accidental overwrite of critical boot parameters. |
| Hardware + Software Write Lock | WP pin + WRSR instruction allow layered security: WPEN bit enables/disables WP function; status register bits persist across power cycles. |
| 32-byte Page Write | Reduces total write time vs. byte-wise programming - cuts 32-byte update latency by >95% compared to single-byte writes. |
| HOLD Pin Functionality | Enables multi-master arbitration or CPU interrupt servicing without losing SPI context - eliminates re-synchronization overhead. |
| Low-Voltage Operation | Full functionality at 1.8 V enables direct integration with ultra-low-power MCUs (e.g., ARM Cortex-M0+) without voltage translation. |
Applications
| Industrial PLC Configuration Storage | Smart Sensor Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping, scaling coefficients, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration EEPROM interfaced to ARM-based PLC CPU via SPI bus operating at 10 MHz. Use Value: Enables field-upgradable logic configurations without requiring external programming hardware or system reboot. | Use Scenario: Retaining factory-calibrated offset/gain values and temperature compensation curves in MEMS pressure sensors. IC Role / Device Role / Timing Role: SPI EEPROM accessed during sensor power-up to load trim parameters into ADC/DAC registers. Use Value: Maintains measurement accuracy across 100-year data retention without battery backup or periodic recalibration. |
| Power Management IC Settings | Medical Device Safety Parameters |
Use Scenario: Holding user-adjusted voltage/current limits and fault response modes in digitally controlled DC-DC modules. IC Role / Device Role / Timing Role: SPI slave storing safety-critical trip points; accessed by PMIC's internal controller during startup and runtime monitoring. Use Value: Supports IEC 62368-1 compliance via immutable, write-protected configuration blocks preventing unauthorized modification. | Use Scenario: Securing FDA-required operational limits and diagnostic history logs in portable infusion pumps. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile memory with BP1/BP0 set to protect therapy parameter region from software overwrite. Use Value: Meets ISO 13485 traceability requirements through hardware-enforced write protection of calibrated delivery rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95640-DW | Same 64 Kbit density, 1.8–5.5 V, but uses standard SPI Mode 0 only; no HOLD pin; 5 ms write cycle identical. | Lacks HOLD functionality - unsuitable where master CPU requires interrupt-driven SPI arbitration. | Select when HOLD is unused and footprint compatibility with STMicroelectronics' SO8N package is required. |
| BR24G64FJ-3GE2 | 64 Kbit, 1.7–5.5 V, I²C interface (not SPI); 1 MHz max clock; no WP/HOLD pins; 5 ms write cycle. | I²C bus topology replaces SPI - requires different MCU peripheral and pull-up resistors; no hardware write protect pin. | Choose for systems already using I²C infrastructure and where pin count reduction outweighs loss of HOLD and WP control. |
Compared with M95640-DW and BR24G64FJ-3GE2, AT25640AN-10SU-1.8 uniquely delivers SPI HOLD capability and dedicated WP pin for hardware-enforced status register locking - critical for deterministic real-time systems and safety-certified designs requiring guaranteed write inhibition.
Availability
AT25640AN-10SU-1.8 is available at Aetrix Electronics and suitable for industrial PLCs, smart sensors, power management ICs, medical devices, and automotive body control modules requiring stable component supply across extended temperature and long-lifecycle programs.
Supply support for AT25640AN-10SU-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad industrial and automotive qualification coverage.
AT25640AN-10SU-1.8 belongs to Microchip's legacy AT25xxx serial EEPROM family, designed specifically for robust, low-power, SPI-based nonvolatile storage in harsh environments and safety-critical applications.
FAQ
What is the maximum clock frequency supported by AT25640AN-10SU-1.8 at 1.8 V supply?
At VCC = 1.8 V, the AT25640AN-10SU-1.8 supports up to 5 MHz SCK frequency, as specified in Table 1-3 AC Characteristics. This is lower than its 20 MHz rating at 5 V due to reduced drive strength and timing margins at minimum voltage. Designers must configure their SPI master accordingly to avoid setup/hold violations.
Does AT25640AN-10SU-1.8 support SPI Mode 1 or Mode 2?
No. The AT25640AN-10SU-1.8 explicitly supports only SPI Modes 0 (CPOL = 0, CPHA = 0) and 3 (CPOL = 1, CPHA = 1), with Mode 0 operation fully documented in the datasheet. Modes 1 and 2 are not functional and will result in communication failure or undefined behavior.
How does the HOLD pin behave during an active write cycle?
The HOLD pin remains functional during an internal write cycle: asserting HOLD low pauses the serial interface, but the write operation continues autonomously. The SO pin goes high-impedance, and the device ignores SI inputs until HOLD is deasserted and CS is toggled. RDSR remains accessible to poll RDY status.
Can AT25640AN-10SU-1.8 be used in automotive applications?
Yes - the AT25640AN-10SU-1.8 is qualified for automotive use per the "Available in Automotive" feature statement and operates across –40°C to +125°C (Absolute Maximum Ratings). However, for AEC-Q100 qualified designs, users must verify grade-specific testing (e.g., Grade 2 or 3) with Microchip's official automotive documentation.
What happens if more than 32 bytes are written in a single page write command to AT25640AN-10SU-1.8?
If more than 32 bytes are transmitted in one WRITE sequence, the internal address counter rolls over after byte 32, causing subsequent data to overwrite the first bytes of the same page. No error is generated; the device completes the write cycle normally. This behavior requires firmware to enforce strict 32-byte boundaries.
AT25640AN-10SU-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25640AN-10SU-1.8 FAQ
1.How can I place an order for AT25640AN-10SU-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25640AN-10SU-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25640AN-10SU-1.8 reliable?
The price and inventory of AT25640AN-10SU-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25640AN-10SU-1.8 is usually 5 days.
3.What payment methods are accepted for AT25640AN-10SU-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25640AN-10SU-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25640AN-10SU-1.8?
AT25640AN-10SU-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25640AN-10SU-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25640AN-10SU-1.8?
For technical support, including AT25640AN-10SU-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25640AN-10SU-1.8 requirements.
6.How does Aetrix verify that AT25640AN-10SU-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25640AN-10SU-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25640AN-10SU-1.8 meets industry standards.
7.What is the process for return or replacement of AT25640AN-10SU-1.8?
All AT25640AN-10SU-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25640AN-10SU-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25640AN-10SU-1.8 part is unused and in its original packaging.
Return procedure for AT25640AN-10SU-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25640AN-10SU-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
