My Inquiry
My Account
Microchip Technology AT25640AY6-10YH-1.8
- Part No.:
- AT25640AY6-10YH-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-UFDFN Exposed Pad
- Datasheet:
-
AT25640AY6-10YH-1.8.pdf
- Description:
- IC EEPROM 64KBIT SPI 8MINI MAP
- Quantity:
- Payment:
- Shipping:
Inventory:4,944
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25640AY6-10YH-1.8 from Microchip Technology (formerly Atmel) is a 64 Kbit SPI serial EEPROM organized as 8192 × 8-bit memory, operating from 1.8 V to 5.5 V, supporting 20 MHz clock rate at 5 V, featuring 32-byte page write and hardware/software write protection. It serves as nonvolatile configuration storage in automotive control units, industrial sensors, and IoT edge devices requiring low-voltage reliability.
For engineers reviewing the AT25640AY6-10YH-1.8 datasheet, AT25640AY6-10YH-1.8 pinout, AT25640AY6-10YH-1.8 application, or AT25640AY6-10YH-1.8 equivalent, key selection criteria include 1.8 V minimum supply, MLP 2×3 mm ultra-thin DFN package footprint, SPI Mode 0/3 compatibility, block write protection granularity, and 1 million write cycle endurance.
Technical Context
The AT25640AY6-10YH-1.8 implements a synchronous serial peripheral interface with dedicated SI/SO pins and CS/SCK/WP/HOLD control lines, operating exclusively as a slave device. Its internal architecture includes an 8-bit instruction register, nonvolatile status register (WPEN, BP1/BP0, WEN, RDY), and automatic address incrementing during page writes.
Block write protection is enforced via status register bits BP1/BP0, enabling selective locking of 0%, 25%, 50%, or 100% of the 8192-word array. Hardware protection is activated when WP is low and WPEN = 1, while software protection uses WREN/WRDI instructions and RDSR/WRSR operations - all self-timed with ≤5 ms write cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 64 Kbit (8192 × 8-bit), sufficient for firmware parameter tables or calibration data in space-constrained embedded systems |
| Supply voltage range | 1.8 V to 5.5 V - enables direct interfacing with 1.8 V logic families and backward compatibility with 3.3 V/5 V microcontrollers |
| Max clock frequency | 20 MHz at VCC = 5 V - supports high-throughput configuration loading without CPU polling overhead |
| Page write size | 32 bytes - balances write speed and power efficiency; avoids excessive current spikes during burst programming |
| Write endurance | 1 million cycles - validated for applications requiring frequent field-updatable settings (e.g., energy meter tariff tables) |
| Data retention | 100 years at +25 °C - ensures long-term integrity of stored calibration coefficients or security keys across product lifetime |
| Operating temperature | –40 °C to +85 °C - qualified for under-hood automotive modules and industrial PLC I/O expansion cards |
Pinout & Package
AT25640AY6-10YH-1.8 is packaged in an 8-lead Ultra Thin Mini-MAP (MLP 2×3 mm, DFN) with 0.50 mm pitch, measuring 2.00 mm × 3.00 mm × 0.60 mm max height - optimized for PCB area reduction in wearables and compact sensor nodes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be held low for entire SPI transaction; high impedance SO output when CS is high |
| SCK | Serial Clock | Input-only clock synchronized to master; timing-critical for setup/hold compliance in Mode 0 (CPOL=0, CPHA=0) |
| SI | Serial Data Input | Accepts op-codes, addresses, and data; MSB-first transmission required per SPI protocol definition |
| SO | Serial Data Output | Tri-state output driven only when CS is low; high-impedance state prevents bus contention during multi-device SPI daisy chains |
| GND | Ground reference | Primary return path for VCC and I/O signals; requires low-inductance connection to minimize noise coupling into EEPROM read/write paths |
| VCC | Power supply | Single-supply input supporting 1.8–5.5 V; decoupling capacitor (0.1 µF ceramic) mandatory within 5 mm of VCC/GND pins |
| WP | Write Protect | Hardware lock for status register and protected memory blocks when WPEN=1; tied low in safety-critical systems to prevent accidental reprogramming |
| HOLD | Communication suspend | Pauses ongoing SPI transfer without resetting sequence; used to service higher-priority interrupts while preserving EEPROM command context |
Key Features
| Feature | Design Value |
|---|---|
| SPI Mode 0 & 3 support | Interoperability with diverse MCUs including legacy 68HC11 and modern ARM Cortex-M series without level-shifting or protocol translation |
| Block write protection | Configurable 0%/25%/50%/100% array lock via nonvolatile BP1/BP0 bits - enables secure boot loader partitioning and user-configurable parameter zones |
| 1.8 V operation | Direct integration with ultra-low-power microcontrollers (e.g., MSP430FRxx, STM32L4+) without external voltage translators |
| Self-timed write cycle | No external erase command needed; internal timing eliminates need for software delay loops or busy-wait polling in host firmware |
| NiPdAu lead finish | Enhanced solderability and corrosion resistance in humid environments - critical for automotive under-dash modules and outdoor industrial gateways |
Applications
| Automotive Body Control Module | Industrial Sensor Calibration |
|---|---|
Use Scenario: Storing door lock actuator timing profiles, mirror position presets, and seat memory maps in a Class A vehicle BCM. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed via SPI during MCU boot and runtime reconfiguration. Use Value: Enables field-upgradable personalization without requiring external FRAM or battery-backed SRAM; 100-year retention guarantees data survival over full vehicle lifecycle. | Use Scenario: Holding factory-trimmed offset/gain coefficients and linearization tables for analog temperature/pressure transducers. IC Role / Device Role / Timing Role: Calibration data repository read once at power-on and cached in RAM for real-time sensor compensation. Use Value: Eliminates manual potentiometer adjustment; 1 million write cycles support recalibration during maintenance without EEPROM replacement. |
| Smart Energy Meter Firmware | Medical Infusion Pump Settings |
Use Scenario: Storing tariff schedules, demand response commands, and tamper-event logs in ANSI C12.22-compliant electricity meters. IC Role / Device Role / Timing Role: Secure, write-protected memory segment for regulatory-critical parameters accessible only after cryptographic authentication. Use Value: Block protection (BP1/BP0 = 11) locks tariff tables against unauthorized modification; WP pin hardwires protection during field deployment. | Use Scenario: Retaining drug library definitions, dose limits, and clinician-configured alarm thresholds in FDA-cleared infusion pumps. IC Role / Device Role / Timing Role: Safety-critical parameter store with dual protection: hardware (WP) and software (WRSR) write disable mechanisms. Use Value: Prevents accidental overwrite during firmware updates; 1.8 V operation allows direct interface with low-power pump motor controllers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95640-DRMN6TP/K | STMicroelectronics 64 Kbit SPI EEPROM; 1.8–5.5 V, 20 MHz, same MLP 2×3 mm package (MN6), but uses different status register bit mapping for BP | Requires firmware adaptation for block protection enable sequence; identical endurance (1M cycles) and retention (40 years @ 85 °C) | Select when ST ecosystem alignment or dual-sourcing requirements exist; verify BP bit interpretation in host driver |
| BR24G64FJ-WE2 | Rohm 64 Kbit SPI EEPROM; 1.7–5.5 V, 10 MHz max, 8-pin TSSOP (not DFN); lacks HOLD pin and has no hardware WP pin function | Lower speed and no suspend capability limit use in interrupt-driven real-time systems; TSSOP footprint increases PCB area by 3.5× vs. MLP 2×3 | Choose for cost-sensitive industrial controls where HOLD is unused and board space permits larger package |
Compared with M95640-DRMN6TP/K and BR24G64FJ-WE2, AT25640AY6-10YH-1.8 provides unique HOLD functionality for deterministic interrupt handling, NiPdAu lead finish for automotive reliability, and precise BP bit compatibility with legacy Atmel-based designs - making it optimal for safety-critical, space-constrained, and interrupt-latency-sensitive applications.
Availability
AT25640AY6-10YH-1.8 is available at Aetrix Electronics and suitable for automotive body electronics, industrial sensor calibration, and medical device parameter storage requiring stable component supply across extended product lifecycles.
Supply support for AT25640AY6-10YH-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the AT25xxx family of serial EEPROMs, emphasizing automotive-grade reliability and long-term product availability.
The AT25640A product line was designed for low-voltage, high-reliability nonvolatile storage in resource-constrained embedded systems - particularly targeting automotive subsystems, industrial automation, and portable medical equipment.
FAQ
What is the maximum clock frequency supported by AT25640AY6-10YH-1.8 at 1.8 V supply?
At VCC = 1.8 V, the AT25640AY6-10YH-1.8 supports up to 5 MHz SCK frequency, as specified in Table 1-3 AC Characteristics. This is lower than its 20 MHz rating at 5 V but ensures robust timing margins and reduced EMI in ultra-low-power systems. The device automatically adapts to the applied VCC without configuration changes.
Does AT25640AY6-10YH-1.8 require an external pull-up resistor on the SO pin?
No, AT25640AY6-10YH-1.8 does not require an external pull-up on SO. The SO pin is actively driven high or low during read operations and enters high-impedance state when CS is high or during HOLD assertion. External pull-ups may cause bus contention and violate the SO timing specification tV (output valid).
How is block write protection configured on AT25640AY6-10YH-1.8?
Block write protection on AT25640AY6-10YH-1.8 is configured by writing BP1/BP0 bits in the status register using the WRSR instruction. Valid combinations are: 00 (no protection), 01 (25% protected), 10 (50% protected), and 11 (100% protected). These bits are nonvolatile and retain settings across power cycles.
Can AT25640AY6-10YH-1.8 operate in SPI Mode 1 or Mode 2?
No, AT25640AY6-10YH-1.8 explicitly supports only SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1), as stated in the Features section. Attempting Mode 1 or Mode 2 will result in incorrect data sampling due to mismatched clock polarity and phase timing relative to SI/SO edges.
What is the purpose of the HOLD pin on AT25640AY6-10YH-1.8?
The HOLD pin on AT25640AY6-10YH-1.8 suspends ongoing SPI communication without resetting the command sequence. When asserted low during SCK low time, it places SO in high-impedance state and ignores SI inputs, allowing the host MCU to service interrupts and resume exactly where the transaction left off - critical for deterministic real-time systems.
AT25640AY6-10YH-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-Mini Map (2x3)
AT25640AY6-10YH-1.8 FAQ
1.How can I place an order for AT25640AY6-10YH-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25640AY6-10YH-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25640AY6-10YH-1.8 reliable?
The price and inventory of AT25640AY6-10YH-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25640AY6-10YH-1.8 is usually 5 days.
3.What payment methods are accepted for AT25640AY6-10YH-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25640AY6-10YH-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25640AY6-10YH-1.8?
AT25640AY6-10YH-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25640AY6-10YH-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25640AY6-10YH-1.8?
For technical support, including AT25640AY6-10YH-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25640AY6-10YH-1.8 requirements.
6.How does Aetrix verify that AT25640AY6-10YH-1.8 is sourced from the original manufacturer or authorized distributors?
All AT25640AY6-10YH-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25640AY6-10YH-1.8 meets industry standards.
7.What is the process for return or replacement of AT25640AY6-10YH-1.8?
All AT25640AY6-10YH-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT25640AY6-10YH-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25640AY6-10YH-1.8 part is unused and in its original packaging.
Return procedure for AT25640AY6-10YH-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25640AY6-10YH-1.8 Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
