Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT25640B-MAPDGV-T

Name: AT25640B-MAPDGV-T
Brand: Microchip Technology
SKU: AT25640B-MAPDGV-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT25640B-MAPDGV-T

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-UFDFN Exposed Pad

Datasheet:: AT25640B-MAPDGV-T.pdf

Description:: IC EEPROM 64KBIT SPI 5MHZ 8UDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,937

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT25640B-MAPDGV-T from Microchip Technology is a 64 Kbit (8,192 × 8) SPI serial EEPROM optimized for automotive applications, supporting AEC-Q100 Grade 1 (−40°C to +125°C), 1.7V–5.5V operation, 5 MHz clock rate at 5V, and 32-byte page write mode.

For engineers reviewing the AT25640B-MAPDGV-T datasheet, AT25640B-MAPDGV-T pinout, AT25640B-MAPDGV-T application, or AT25640B-MAPDGV-T equivalent, this page delivers verified electrical specs, SPI timing constraints, hardware/software write protection behavior, endurance (1M cycles), and automotive-grade reliability data directly tied to the exact part number.

Technical Context

The AT25640B-MAPDGV-T implements a synchronous SPI slave interface compliant with Modes 0 and 3, where data is latched on SCK rising edge and output on falling edge. It integrates nonvolatile STATUS register control (WPEN, BP1/BP0, WEL, RDY/BSY) and supports hardware (WP pin) and software (WRSR, WRDI) write protection.

Its internal architecture includes high-voltage generation for EEPROM programming, power-on reset (POR) with tPUP = 100 µs, and HOLD pin functionality that suspends serial communication without interrupting active write cycles. The device ships with EEPROM array pre-erased (0xFFh), WPEN = 0, and BP1/BP0 = 00 (no block protection).

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	64 Kbits (8,192 words × 8 bits); enables storage of firmware patches, calibration data, or configuration tables in space-constrained automotive ECUs.
Supply Voltage Range	1.7V to 5.5V (Grade 3) / 2.5V to 5.5V (Grade 1); supports direct connection to 1.8V, 3.3V, and 5V microcontroller I/O domains without level shifting.
Max Clock Frequency	5 MHz at VCC = 5.0V; allows ≤200 ns SCK period, enabling fast read/write sequences in real-time control loops.
Page Write Size	32 bytes per page; reduces write overhead versus byte-write-e.g., 8,192-byte array written in 256 page operations instead of 8,192 individual writes.
Write Endurance	1,000,000 cycles; ensures reliable logging or parameter updates over 15+ years in telematics or ADAS modules with daily reconfiguration.
Data Retention	100 years at TA = 55°C; guarantees long-term integrity of safety-critical calibration maps stored across vehicle lifetime.
Operating Temperature	−40°C to +125°C (AEC-Q100 Grade 1); qualified for under-hood engine control units and transmission control modules.

Pinout & Package

AT25640B-MAPDGV-T is housed in an 8-lead SOIC package (3.9 mm × 4.9 mm), RoHS-compliant and halide-free, with gull-wing leads suitable for automated surface-mount assembly and automotive thermal cycling.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-low enable signal; must transition low before SCK to initiate SPI command; requires pull-up resistor (≤10 kΩ) to VCC for robust power-up behavior.
SO	Serial Data Output	Tri-state output delivering MSb-first data on falling SCK edge; enters high-Z when CS is high or HOLD is asserted.
WP	Write-Protect	Hardware lock: disables STATUS register writes when low and WPEN = 1; configurable via STATUS register to allow WP pin grounding without losing write capability.
GND	Ground Reference	System ground return path for VCC supply and all I/O signals; must be low-impedance to minimize noise coupling into SPI lines.
SI	Serial Data Input	MSb-first input for opcodes, addresses, and data; sampled on rising SCK edge; ignored during HOLD or when CS is high.
SCK	Serial Clock	Master-generated clock (0–5 MHz); defines timing for SI sampling (rising edge) and SO output (falling edge); idle state must match SPI Mode 0 or 3.
HOLD	Suspend Serial Input	Pauses ongoing SPI transfer without resetting sequence; requires SCK low to assert/deassert; does not affect active internal write cycles.
VCC	Device Power Supply	1.7–5.5V supply; must ramp monotonically at ≤0.1 V/µs; POR circuit enforces 100 µs delay before first instruction after stable VCC.

Key Features

Feature	Design Value
AEC-Q100 Grade 1 qualification	Validated for −40°C to +125°C operation in automotive powertrain and chassis systems, eliminating need for external thermal derating.
Hardware + software write protection	Combines dedicated WP pin with STATUS register BP1/BP0 bits to enable selective 1/4, 1/2, or full-array lock-critical for safeguarding boot code or safety parameters.
Self-timed write cycle ≤5 ms	Eliminates need for external write timing control; host MCU can poll RDY/BSY bit or use fixed delay, simplifying firmware integration.
32-byte page write mode	Reduces total write time by >95% vs. byte-write for sequential data-e.g., writing 32 bytes takes one command vs. 32 separate WRITE instructions.
Low standby current (0.1–2.0 µA)	Enables always-on logging in battery-powered modules (e.g., tire pressure sensors) without compromising battery life over multi-year deployments.

Applications

Engine Control Unit (ECU)	Advanced Driver Assistance Systems (ADAS)
Use Scenario: Storing adaptive fuel trim values, misfire counters, and diagnostic trouble codes (DTCs) that persist across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced via SPI to 32-bit automotive MCU; accessed during startup and runtime diagnostics. Use Value: 1M write cycles and 100-year retention ensure DTC history remains intact over 15+ years of vehicle service life, even with frequent updates.	Use Scenario: Saving camera calibration offsets, radar sensor alignment data, and lane-departure warning thresholds in ADAS domain controllers. IC Role / Device Role / Timing Role: SPI-configurable EEPROM co-located with vision processor; updated during factory calibration and field OTA updates. Use Value: Grade 1 temperature rating guarantees data integrity during extreme under-hood thermal transients (e.g., 125°C soak followed by rapid cooldown).
Electric Power Steering (EPS)	Body Control Module (BCM)
Use Scenario: Retaining torque sensor zero-point compensation, motor phase advance tables, and fault recovery states in EPS ECUs. IC Role / Device Role / Timing Role: Safety-relevant nonvolatile memory mapped to ASIL-B functional safety partition; accessed via SPI with CRC-checked commands. Use Value: Hardware WP pin + BP bits prevent accidental overwrite of critical steering assist parameters during firmware updates or ECU reprogramming.	Use Scenario: Storing user preferences (seat position, mirror angle, climate settings), door lock configurations, and lighting profiles in BCMs. IC Role / Device Role / Timing Role: Low-power SPI EEPROM sharing bus with other peripherals; polled during wake-up from sleep mode. Use Value: 0.1 µA standby current extends battery backup runtime during vehicle dormancy (e.g., 30-day parking), preserving user settings without drain.

Engine Control Unit (ECU)

Advanced Driver Assistance Systems (ADAS)

Use Scenario: Storing adaptive fuel trim values, misfire counters, and diagnostic trouble codes (DTCs) that persist across ignition cycles.

IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced via SPI to 32-bit automotive MCU; accessed during startup and runtime diagnostics.

Use Value: 1M write cycles and 100-year retention ensure DTC history remains intact over 15+ years of vehicle service life, even with frequent updates.

Use Scenario: Saving camera calibration offsets, radar sensor alignment data, and lane-departure warning thresholds in ADAS domain controllers.

IC Role / Device Role / Timing Role: SPI-configurable EEPROM co-located with vision processor; updated during factory calibration and field OTA updates.

Use Value: Grade 1 temperature rating guarantees data integrity during extreme under-hood thermal transients (e.g., 125°C soak followed by rapid cooldown).

Electric Power Steering (EPS)

Body Control Module (BCM)

Use Scenario: Retaining torque sensor zero-point compensation, motor phase advance tables, and fault recovery states in EPS ECUs.

IC Role / Device Role / Timing Role: Safety-relevant nonvolatile memory mapped to ASIL-B functional safety partition; accessed via SPI with CRC-checked commands.

Use Value: Hardware WP pin + BP bits prevent accidental overwrite of critical steering assist parameters during firmware updates or ECU reprogramming.

Use Scenario: Storing user preferences (seat position, mirror angle, climate settings), door lock configurations, and lighting profiles in BCMs.

IC Role / Device Role / Timing Role: Low-power SPI EEPROM sharing bus with other peripherals; polled during wake-up from sleep mode.

Use Value: 0.1 µA standby current extends battery backup runtime during vehicle dormancy (e.g., 30-day parking), preserving user settings without drain.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
M95640-DRMN6TP/K	64 Kbit SPI EEPROM, 2.5–5.5V, 20 MHz max clock, SO8 package; no HOLD pin; AEC-Q100 Grade 1 qualified.	Lacks HOLD functionality; higher speed but no suspend capability for multi-master arbitration.	Select when maximum throughput is prioritized over serial bus pause capability and HOLD pin is unused in system design.
BR24G64FJ-3GE2	64 Kbit I²C EEPROM, 1.7–5.5V, 1 MHz max clock, TSSOP8; supports I²C address selection; AEC-Q100 Grade 2 (−40°C to +105°C).	I²C interface requires only two wires (SDA/SCL) but lacks native SPI compatibility and HOLD function.	Select when board layout favors I²C routing, address flexibility is needed, and Grade 2 temperature range suffices for cabin-mounted modules.

Compared with M95640-DRMN6TP/K and BR24G64FJ-3GE2, the AT25640B-MAPDGV-T uniquely combines SPI Mode 0/3 support, HOLD pin for bus arbitration, and full AEC-Q100 Grade 1 qualification-making it optimal for high-integrity, real-time automotive SPI subsystems requiring deterministic pause/resume behavior.

Availability

AT25640B-MAPDGV-T is available at Aetrix Electronics and suitable for engine control units, ADAS domain controllers, electric power steering systems, and body control modules requiring stable component supply across extended automotive lifecycles.

Supply support for AT25640B-MAPDGV-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with deep expertise in automotive-grade IC design and AEC-Q100 qualification.

The AT25640B-MAPDGV-T belongs to Microchip's AT25xxx automotive serial EEPROM family, engineered specifically for mission-critical data storage in harsh-temperature automotive environments where reliability, longevity, and SPI interoperability are mandatory.

FAQ

What is the guaranteed operating temperature range for AT25640B-MAPDGV-T?

The AT25640B-MAPDGV-T is AEC-Q100 qualified to Grade 1, with a guaranteed operating temperature range of −40°C to +125°C. This specification is validated across the full voltage range (2.5V–5.5V) and applies to all electrical parameters including write endurance, data retention, and AC timing. The device is intended for under-hood automotive applications such as engine control units and transmission control modules where ambient temperatures exceed 105°C.

Does AT25640B-MAPDGV-T support both SPI Mode 0 and Mode 3, and how do they differ in practice?

Yes, AT25640B-MAPDGV-T supports both SPI Mode 0 (CPOL = 0, CPHA = 0) and Mode 3 (CPOL = 1, CPHA = 0). In both modes, data is sampled on the rising edge of SCK and output on the falling edge. The key difference is SCK idle state: Mode 0 holds SCK low when CS is inactive, while Mode 3 holds SCK high. The AT25640B-MAPDGV-T requires the SCK idle state to remain consistent before and after each CS assertion-mismatched idle states will cause communication failure.

How does the HOLD pin function during an active write cycle in AT25640B-MAPDGV-T?

The HOLD pin in AT25640B-MAPDGV-T has no effect on an active internal write cycle. When HOLD is asserted (low) during a write operation, serial communication pauses, but the EEPROM continues programming the current page or byte. The RDY/BSY bit remains '1' until completion, and the device resumes normal SPI operation only after the write finishes and HOLD is deasserted. This ensures data integrity during bus contention without aborting writes.

What write protection mechanisms are implemented in AT25640B-MAPDGV-T?

AT25640B-MAPDGV-T implements dual-layer write protection: hardware via the WP pin (active-low, conditional on WPEN bit), and software via BP1/BP0 bits in the STATUS register. WP pin blocks STATUS register writes when WPEN = 1 and WP = low; BP1/BP0 configure 1/4, 1/2, or full-array lock. Factory default is WPEN = 0 and BP1/BP0 = 00 (no protection), allowing full write access until configured.

Is AT25640B-MAPDGV-T pin-compatible with other members of the AT25xxx family, such as AT25160B or AT25320B?

Yes, AT25640B-MAPDGV-T shares identical pinout, package dimensions, and SPI command set with AT25080B, AT25160B, AT25320B, and AT25640B variants. All use the same 8-pin SOIC footprint, identical CS/SO/WP/GND/SI/SCK/HOLD/VCC mapping, and compatible opcodes (READ, WRITE, WREN, etc.). Memory size differs (8K–64K), but hardware layout and firmware drivers are interchangeable across the family.

AT25640B-MAPDGV-T Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-UFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 64Kbit

Memory Organization:: 8K x 8

Memory Interface:: SPI

Clock Frequency:: 5 MHz

Write Cycle Time - Word, Page:: 5ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-UDFN (2x3)

AT25640B-MAPDGV-T FAQ

1.How can I place an order for AT25640B-MAPDGV-T through Aetrix?

Please submit a Request for Quotation (RFQ) for AT25640B-MAPDGV-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT25640B-MAPDGV-T reliable?

The price and inventory of AT25640B-MAPDGV-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25640B-MAPDGV-T is usually 5 days.

3.What payment methods are accepted for AT25640B-MAPDGV-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25640B-MAPDGV-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT25640B-MAPDGV-T?

AT25640B-MAPDGV-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT25640B-MAPDGV-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT25640B-MAPDGV-T?

For technical support, including AT25640B-MAPDGV-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25640B-MAPDGV-T requirements.

6.How does Aetrix verify that AT25640B-MAPDGV-T is sourced from the original manufacturer or authorized distributors?

All AT25640B-MAPDGV-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25640B-MAPDGV-T meets industry standards.

7.What is the process for return or replacement of AT25640B-MAPDGV-T?

All AT25640B-MAPDGV-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25640B-MAPDGV-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT25640B-MAPDGV-T part is unused and in its original packaging.

Return procedure for AT25640B-MAPDGV-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…