Renesas AT25DF161-SSH-B
- Part No.:
- AT25DF161-SSH-B
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25DF161-SSH-B.pdf
- Description:
- IC FLASH 16MBIT SPI 100MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,660
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25DF161-SSH-B from Adesto Technologies (now part of Dialog Semiconductor) is a 16-Mbit serial SPI Flash memory IC designed for code shadowing and mixed code/data storage in embedded systems. It operates from a single 2.7V–3.6V supply, supports RapidS at 100 MHz, delivers ≤5 ns clock-to-output delay, and features uniform 4/32/64-Kbyte block erase plus full chip erase.
For engineers reviewing the AT25DF161-SSH-B datasheet, AT25DF161-SSH-B pinout, AT25DF161-SSH-B application, or AT25DF161-SSH-B equivalent, key selection considerations include sector lockdown capability, dual-input/dual-output programming/read modes, 100,000 program/erase cycles, 20-year data retention, and industrial temperature support (–40°C to +85°C).
Technical Context
The AT25DF161-SSH-B implements a flexible SPI interface supporting Modes 0 and 3 with configurable SCK polarity/phase, enabling interoperability with diverse host controllers. Its architecture integrates dual-input (SOI/SI) and dual-output (SO/SIO) modes for accelerated data transfer-doubling effective throughput during page program and array read operations.
Internally, it uses a segmented flash array divided into thirty-two 64-Kbyte sectors, each individually protectable via software commands or hardware WP pin control. Sector lockdown provides permanent read-only enforcement, while a 128-byte OTP security register enables device serialization and secure key storage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 16 Mbit (2 Mbytes), sufficient for firmware images and configuration data in resource-constrained microcontrollers. |
| Supply Voltage | 2.7 V to 3.6 V - compatible with standard 3.3 V logic rails without level shifting or auxiliary supplies. |
| Max Read Frequency | 100 MHz (RapidS mode) - enables sub-200 ns access time for real-time code execution from flash. |
| Block Erase Times | 50 ms (4 Kbyte), 250 ms (32 Kbyte), 400 ms (64 Kbyte) - balances granularity and speed for partial firmware updates. |
| Endurance & Retention | 100,000 program/erase cycles and 20 years data retention - meets long-life requirements for industrial and automotive ECUs. |
| Power Consumption | 5 µA deep power-down current - supports ultra-low-power sleep states in battery-operated devices. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade operation without derating. |
Pinout & Package
AT25DF161-SSH-B is packaged in an 8-lead SOIC (208-mil wide), with pins arranged in standard dual-inline format. All signals conform to SPI protocol timing and voltage levels for direct interfacing with ARM Cortex-M, RISC-V, and legacy MCU families.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable; initiates command sequence on high-to-low transition and terminates on low-to-high; places SO in high-Z when deasserted. |
| SCK | Serial Clock | Master-generated clock; data latched on rising edge (SI/SIO), output shifted on falling edge (SO/SOI); supports up to 100 MHz. |
| SI (SIO) | Serial Input / Dual-Output | Primary data-in path; becomes output (SIO) during Dual-Output Read to enable 2-bit-per-cycle reads alongside SO. |
| SO (SOI) | Serial Output / Dual-Input | Primary data-out path; becomes input (SOI) during Dual-Input Program to accept 2-bit-per-cycle writes alongside SI. |
| WP | Write Protect | Hardware lock control; low-active signal that freezes sector protection state; internally pulled high, can be left floating if unused. |
| HOLD | Communication Pause | Halts ongoing SPI transfers without deselecting device; requires CS asserted and SCK low to activate; preserves internal state during suspend/resume. |
| VCC | Power Supply | Single 2.7–3.6 V rail powers all logic and flash operations; no VPP required for programming/erase. |
| GND | Ground Reference | Common return path for VCC and all I/O; must be connected to system ground plane for noise immunity and timing integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-Output Read Array | Enables 2-bit-per-clock read throughput using SO/SIO pins, doubling effective bandwidth vs. standard SPI read at same clock rate. |
| Sector Lockdown | Permanently disables write/erase to any combination of 64-Kbyte sectors - critical for securing bootloaders and cryptographic keys. |
| 128-Byte OTP Security Register | One-time programmable space for unique device IDs, ESNs, or encrypted keys - immune to field reprogramming or accidental overwrite. |
| Flexible Erase Granularity | Supports 4-Kbyte, 32-Kbyte, 64-Kbyte, and full-chip erase - minimizes wasted space and enables fine-grained firmware patching. |
| Program/Erase Suspend | Allows interrupting long-running erase or program cycles to service higher-priority host requests, then resuming without data loss. |
Applications
| Industrial HMI Display | Automotive Telematics Module |
|---|---|
Use Scenario: Storing GUI assets, font tables, and firmware updates in a panel-mounted human-machine interface with limited PCB area. IC Role / Device Role / Timing Role: Nonvolatile code and asset storage with rapid read access to support smooth UI rendering and over-the-air update rollback. Use Value: 100 MHz RapidS read speed and 5 ns tV reduce display latency; 4-Kbyte erase blocks allow incremental asset updates without full reflash. | Use Scenario: Hosting modem firmware, GPS configuration, and vehicle diagnostic logs in a CAN-connected telematics control unit. IC Role / Device Role / Timing Role: Secure, field-upgradable memory for safety-critical communication stacks and regulatory-compliant log retention. Use Value: Sector lockdown protects bootloader integrity; 100,000-cycle endurance ensures reliable logging over 10+ years of vehicle operation. |
| Medical Infusion Pump | Smart Energy Meter |
Use Scenario: Storing calibrated dosing algorithms, operator audit trails, and regulatory compliance records in Class II medical equipment. IC Role / Device Role / Timing Role: Tamper-resistant, long-retention memory for firmware and immutable operational logs required by FDA 21 CFR Part 11. Use Value: OTP security register stores device-specific calibration signatures; 20-year data retention satisfies medical device lifecycle mandates. | Use Scenario: Holding firmware, tariff tables, and tamper-evident consumption history in ANSI C12.22-compliant smart meters deployed in outdoor substations. IC Role / Device Role / Timing Role: Industrial-temperature nonvolatile storage with hardware write protection to prevent unauthorized firmware modification. Use Value: WP pin hardware locking and global protect/unprotect simplify factory programming; –40°C to +85°C rating ensures reliability across climatic extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q16JVSSIQ | 16 Mbit, 3.3 V, Quad SPI (QSPI) interface; supports 133 MHz read; no RapidS or dual-input mode; 100K endurance. | Lacks dual-input/dual-output acceleration and sector lockdown; relies on software protection only. | Preferred where QSPI bus width and higher read bandwidth are prioritized over hardware-level lockdown and legacy SPI compatibility. |
| Micron MT25QL128ABA8ESF-0SIT | 128 Mbit, 3 V, QSPI; supports 133 MHz read; includes SFDP and DTR modes; 100K endurance; industrial temp. | Higher density and advanced command set, but no sector lockdown or 128-byte OTP register. | Chosen when scalable memory capacity and JEDEC-standardized configuration (SFDP) outweigh need for permanent sector locking. |
Compared with W25Q16JVSSIQ and MT25QL128ABA8ESF-0SIT, the AT25DF161-SSH-B uniquely combines RapidS acceleration, hardware-enforced sector lockdown, and dedicated OTP security space - making it optimal for applications requiring deterministic, tamper-proof firmware partitioning at 16 Mbit density.
Availability
AT25DF161-SSH-B is available at Aetrix Electronics and suitable for industrial HMI displays, automotive telematics modules, medical infusion pumps, and smart energy meters requiring stable component supply across extended product lifecycles.
Supply support for AT25DF161-SSH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Adesto Technologies, acquired by Dialog Semiconductor in 2020, specialized in low-power, high-reliability nonvolatile memory and IoT connectivity solutions.
The AT25DF161 belongs to Adesto's DataFlash family - engineered for embedded systems demanding fast, secure, and granular code/data storage with minimal power and board space overhead.
FAQ
What is the maximum clock frequency supported by AT25DF161-SSH-B in RapidS mode?
The AT25DF161-SSH-B supports up to 100 MHz in RapidS mode, enabling high-speed sequential reads with a maximum clock-to-output delay (tV) of 5 ns. This allows efficient code shadowing into RAM for real-time execution in microcontroller-based systems. The AT25DF161-SSH-B maintains full functionality-including dual-output read-at this frequency, distinguishing it from standard SPI Flash devices limited to 85 MHz or lower.
Does AT25DF161-SSH-B require a separate programming voltage (VPP)?
No, the AT25DF161-SSH-B performs all program and erase operations using only the main VCC supply (2.7 V to 3.6 V); no external VPP or charge pump voltage is needed. This simplifies power design and eliminates associated components like voltage regulators or capacitors. The AT25DF161-SSH-B achieves this through on-chip charge pump circuitry integrated into its flash core, ensuring robust operation across the full supply range.
How does sector lockdown work on AT25DF161-SSH-B, and is it reversible?
Sector lockdown on the AT25DF161-SSH-B permanently disables program and erase operations for any selected 64-Kbyte sector using the 33h command; once locked, a sector cannot be unlocked or modified. This irreversible hardware feature protects critical firmware or security keys from malicious or accidental overwrite. The AT25DF161-SSH-B implements this via fuse-like circuitry within each sector's control logic, independent of software status registers.
Can AT25DF161-SSH-B operate in standard SPI Mode 0 and Mode 3 only - are other modes supported?
Yes, the AT25DF161-SSH-B explicitly supports only SPI Modes 0 and 3, as defined by SCK polarity and phase relationships. In both modes, data is latched on the rising edge of SCK and output on the falling edge. The AT25DF161-SSH-B does not support Modes 1 or 2; attempting to use them will result in undefined behavior or communication failure. This limitation ensures timing predictability and compatibility with widely deployed SPI controllers.
What is the purpose and size of the OTP security register in AT25DF161-SSH-B?
The AT25DF161-SSH-B includes a 128-byte One-Time Programmable (OTP) security register used for storing immutable data such as unique device identifiers, electronic serial numbers (ESNs), or cryptographic keys. Once programmed, bits cannot be reset or rewritten. This register resides outside the main flash array and is accessed via dedicated 9Bh (program) and 77h (read) commands. The AT25DF161-SSH-B leverages this space to enforce hardware-rooted device identity and secure boot chain integrity.
AT25DF161-SSH-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 16Mbit
- Memory Organization:
- 2M x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 100 MHz
- Write Cycle Time - Word, Page:
- 7µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25DF161-SSH-B FAQ
1.How can I place an order for AT25DF161-SSH-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25DF161-SSH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25DF161-SSH-B reliable?
The price and inventory of AT25DF161-SSH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25DF161-SSH-B is usually 5 days.
3.What payment methods are accepted for AT25DF161-SSH-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25DF161-SSH-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25DF161-SSH-B?
AT25DF161-SSH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25DF161-SSH-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25DF161-SSH-B?
For technical support, including AT25DF161-SSH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25DF161-SSH-B requirements.
6.How does Aetrix verify that AT25DF161-SSH-B is sourced from the original manufacturer or authorized distributors?
All AT25DF161-SSH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25DF161-SSH-B meets industry standards.
7.What is the process for return or replacement of AT25DF161-SSH-B?
All AT25DF161-SSH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT25DF161-SSH-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25DF161-SSH-B part is unused and in its original packaging.
Return procedure for AT25DF161-SSH-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25DF161-SSH-B Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
