Renesas AT25DN011-SSHF-B
- Part No.:
- AT25DN011-SSHF-B
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25DN011-SSHF-B.pdf
- Description:
- IC FLASH 1MBIT SPI 104MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,187
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25DN011-SSHF-B from Renesas Electronics is a 1-Mbit SPI serial Flash memory IC designed for code shadowing and data storage in embedded systems. It operates from 2.3 V to 3.6 V, supports SPI Modes 0/3 and Dual-Output Read, delivers 104 MHz max clock frequency, and achieves 6 ns clock-to-output timing. It is used in IoT edge nodes for firmware storage with hardware write protection.
For engineers reviewing the AT25DN011-SSHF-B datasheet, AT25DN011-SSHF-B pinout, AT25DN011-SSHF-B application, or AT25DN011-SSHF-B equivalent, key selection criteria include dual-output read throughput, ultra-deep power-down current (350 nA), flexible erase granularity (256-byte page / 4-kB block), OTP security register, and industrial temperature support.
Technical Context
The AT25DN011-SSHF-B implements a SPI-compatible serial interface with dual I/O capability: during Dual-Output Read (0x3B command), both SI and SO pins function as data outputs, enabling two bits per SCK falling edge. Its internal architecture includes dedicated address latches, decode logic, and SRAM-based data buffers for fast program/erase execution.
It features hierarchical erase control-page (256 B), uniform 4-kB block, uniform 32-kB block, and full-chip-with hardware write protection via the WP pin and software-controlled status register locking. The 128-byte OTP security register supports device serialization and ESN storage without requiring external security elements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 1 Mbit (128 KBytes) - sufficient for boot code + configuration data in resource-constrained microcontrollers. |
| Supply Voltage | 2.3 V – 3.6 V - compatible with single-supply 2.5 V/3.3 V systems without level-shifting. |
| Max Clock Frequency | 104 MHz - enables high-speed read access for real-time firmware execution. |
| Read Timing (tV) | 6 ns - ensures minimal latency between clock edge and valid output data, critical for tight timing budgets. |
| Erase Granularity | 256-byte page / 4-kB block - allows fine-grained updates of configuration data without disturbing adjacent code. |
| Power-Down Current | 350 nA (ultra-deep) - extends battery life in always-on sensor nodes and wearable devices. |
| Endurance & Retention | 100,000 cycles / 20 years - meets long-life requirements for industrial firmware storage and field-upgradable systems. |
Pinout & Package
AT25DN011-SSHF-B is packaged in an 8-lead SOIC (150-mil) with standard JEDEC footprint and pinout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must transition low-to-high to complete commands and enter standby mode after self-timed operations. |
| SCK | Serial Clock | Input clock controlling data sampling (rising edge) and output timing (falling edge); supports up to 104 MHz. |
| SI (I/O0) | Serial Input / Dual-Output Data 0 | Primary command/address/data input; becomes output during Dual-Output Read (0x3B) for concurrent bit transfer. |
| SO (I/O1) | Serial Output / Dual-Output Data 1 | Standard data output; remains active output during Dual-Output Read to deliver second bit per clock cycle. |
| WP | Write Protect | Hardware lock control: low assertion enables sector protection independent of software status register settings. |
| HOLD | Communication Pause | Active-low pause signal; suspends SPI transfers without deselecting device or interrupting ongoing erase/program cycles. |
| VCC | Power Supply | Single 2.3–3.6 V supply; powers all internal logic, memory array, and I/O buffers. |
| GND | Ground Reference | System ground return path; required for stable operation and noise immunity in mixed-signal PCB layouts. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-Output Read Mode | Enables 2-bit-per-clock read throughput using SI and SO simultaneously, doubling effective data rate over standard SPI Read (0x03). |
| Flexible Erase Architecture | Supports 256-byte page, 4-kB block, 32-kB block, and full-chip erase - optimizes memory utilization for mixed code+data applications. |
| 128-byte OTP Security Register | One-time programmable space for immutable device identifiers, cryptographic keys, or calibration data - no external secure element required. |
| Ultra-Deep Power-Down | Reduces current to 350 nA typical, enabling multi-year battery operation in maintenance-free IoT endpoints. |
| Hardware Write Protection | WP pin provides physical, non-volatile lock override - prevents accidental writes even if status register is corrupted or misconfigured. |
Applications
| Wireless Sensor Node Firmware Storage | Industrial PLC Configuration Memory |
|---|---|
Use Scenario: Storing boot firmware and OTA update images in battery-powered LoRaWAN sensor nodes operating at -40°C to +85°C. IC Role / Device Role / Timing Role: Non-volatile code storage with fast read access and ultra-low standby current; Dual-Output Read accelerates firmware validation pre-execution. Use Value: Enables reliable cold-start operation and extends 10-year battery life via 350 nA ultra-deep power-down mode. | Use Scenario: Holding calibrated I/O mapping tables and safety-critical configuration parameters in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Secure, field-upgradable parameter storage with hardware write protection (WP pin) preventing runtime corruption during electrical transients. Use Value: Eliminates need for backup supercapacitors or EEPROM by supporting 100,000 program/erase cycles and 20-year data retention. |
| Medical Wearable Device Boot Code | Automotive Body Control Module (BCM) Settings |
Use Scenario: Hosting signed bootloader and health algorithm binaries in ISO 13485-compliant wearable ECG monitors. IC Role / Device Role / Timing Role: Trusted firmware repository with OTP-secured device ID and tamper-resistant write protection for regulatory audit trails. Use Value: Meets IEC 62304 software lifecycle requirements via immutable serialization and hardware-enforced write lockdown. | Use Scenario: Storing vehicle-specific lighting profiles, door lock logic, and CAN message routing rules in 12 V automotive BCMs. IC Role / Device Role / Timing Role: Robust configuration storage tolerant of load-dump and cold-crank conditions; operates across full industrial voltage range (2.3–3.6 V). Use Value: Guarantees functional safety compliance (ISO 26262 ASIL-B) through guaranteed 20-year data retention and error-checked erase/program operations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q80DVSSIG | 8-Mbit density, 104 MHz, same SOIC-8 package; lacks Ultra-Deep Power-Down (min 1 µA) and OTP register. | Better suited for larger firmware images; not optimal for ultra-low-power or secure serialization use cases. | Select when higher capacity is needed and power/per-security requirements are relaxed. |
| Macronix MX25L1006EM1I-12G | 1-Mbit, 86 MHz max, SOIC-8; supports standard SPI Read only (no Dual-Output), no OTP register, 1 µA deep power-down. | Lower performance and security; suitable for cost-sensitive legacy designs where dual-read throughput is unnecessary. | Choose for pin-compatible drop-in replacement where dual-output and ultra-low power are not required. |
Compared with W25Q80DVSSIG and MX25L1006EM1I-12G, the AT25DN011-SSHF-B uniquely combines 1-Mbit density with 350 nA ultra-deep power-down, Dual-Output Read for bandwidth-critical boot paths, and factory-programmable OTP for device identity - making it optimal for compact, secure, battery-operated edge devices.
Availability
AT25DN011-SSHF-B is available at Aetrix Electronics and suitable for wireless sensor nodes, industrial PLCs, and medical wearables requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for AT25DN011-SSHF-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering trusted microcontrollers, analog, power, and memory solutions for automotive, industrial, and IoT markets.
The AT25DN011-SSHF-B belongs to Renesas' serial Flash memory product line, engineered specifically for low-power, secure, and flexible code+data storage in space-constrained embedded systems.
FAQ
What is the maximum operating frequency supported by the AT25DN011-SSHF-B?
The AT25DN011-SSHF-B supports a maximum operating frequency of 104 MHz for all commands including Read Array, Dual-Output Read, Page Program, and Block Erase. This high clock rate enables rapid firmware loading and configuration retrieval in time-sensitive applications. The device maintains timing integrity across its full industrial temperature range (-40°C to +85°C), and the 6 ns clock-to-output (tV) specification ensures predictable signal timing in high-speed PCB layouts. AT25DN011-SSHF-B achieves this performance while remaining compatible with standard SPI master peripherals.
Does the AT25DN011-SSHF-B support Dual-Output Read, and how does it improve system performance?
Yes, the AT25DN011-SSHF-B supports Dual-Output Read using the 0x3B opcode, where both SI and SO pins act as data outputs, delivering two bits per SCK falling edge. This doubles effective read throughput compared to standard SPI Read (0x03), reducing firmware validation time and accelerating boot sequences. The feature operates up to 50 MHz and requires no additional pins or external components. AT25DN011-SSHF-B maintains full backward compatibility with legacy SPI masters while enabling bandwidth gains in new designs.
What erase options are available on the AT25DN011-SSHF-B, and why is flexible granularity important?
The AT25DN011-SSHF-B offers four erase options: 256-byte page, 4-kB block, 32-kB block, and full-chip. This flexibility minimizes wasted memory space - for example, updating a 300-byte configuration table requires only one page erase instead of a full 4-kB block. It also isolates code and data regions, preventing accidental erasure of firmware during parameter updates. AT25DN011-SSHF-B's architecture eliminates the need for external EEPROM or FRAM in mixed-code-and-data applications, simplifying BOM and layout.
How does the 128-byte OTP security register in the AT25DN011-SSHF-B enhance device security?
The 128-byte One-Time Programmable (OTP) security register in the AT25DN011-SSHF-B provides immutable storage for device-unique identifiers, cryptographic keys, calibration constants, or electronic serial numbers (ESN). Once programmed, contents cannot be altered - ensuring authenticity and preventing cloning or tampering. This eliminates reliance on external secure elements and reduces bill-of-materials complexity. AT25DN011-SSHF-B supports OTP programming via the 0x9B command, with built-in verification to guarantee write integrity.
What power-saving modes does the AT25DN011-SSHF-B offer, and what are their typical current draws?
The AT25DN011-SSHF-B offers three low-power states: Standby (25 µA typical), Deep Power-Down (7.5 µA typical), and Ultra-Deep Power-Down (350 nA typical). Ultra-Deep mode is entered via the 0x79 command and exited with 0xAB, enabling multi-year battery life in always-on sensors. All modes retain memory contents without external backup. AT25DN011-SSHF-B maintains full functionality across its industrial temperature range, making it ideal for remote, unattended deployments where energy harvesting or battery replacement is impractical.
AT25DN011-SSHF-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 8µs, 1.75ms
- Access Time:
- -
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25DN011-SSHF-B FAQ
1.How can I place an order for AT25DN011-SSHF-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25DN011-SSHF-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25DN011-SSHF-B reliable?
The price and inventory of AT25DN011-SSHF-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25DN011-SSHF-B is usually 5 days.
3.What payment methods are accepted for AT25DN011-SSHF-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25DN011-SSHF-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25DN011-SSHF-B?
AT25DN011-SSHF-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25DN011-SSHF-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25DN011-SSHF-B?
For technical support, including AT25DN011-SSHF-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25DN011-SSHF-B requirements.
6.How does Aetrix verify that AT25DN011-SSHF-B is sourced from the original manufacturer or authorized distributors?
All AT25DN011-SSHF-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25DN011-SSHF-B meets industry standards.
7.What is the process for return or replacement of AT25DN011-SSHF-B?
All AT25DN011-SSHF-B units undergo pre-shipment inspection (PSI). If there is an issue with AT25DN011-SSHF-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25DN011-SSHF-B part is unused and in its original packaging.
Return procedure for AT25DN011-SSHF-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25DN011-SSHF-B Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

.jpg)