My Inquiry
My Account
Renesas AT25DQ161-SH-B
- Part No.:
- AT25DQ161-SH-B
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
AT25DQ161-SH-B.pdf
- Description:
- IC FLASH 16MBIT SPI 100MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,527
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25DQ161-SH-B from Renesas Electronics is a 16-Mbit serial Flash memory IC with SPI interface, Dual-I/O and Quad-I/O support, 85 MHz max clock frequency, 6 ns clock-to-output time, and user-configurable 512/528-byte page size - used for firmware storage and real-time data logging in industrial controllers.
For engineers reviewing the AT25DQ161-SH-B datasheet, AT25DQ161-SH-B pinout, AT25DQ161-SH-B application, or AT25DQ161-SH-B equivalent, key selection criteria include RapidS™ operation mode compatibility, buffer-to-memory program suspend/resume capability, sector lockdown security, and ultra-deep power-down current (500 nA typical).
Technical Context
The AT25DQ161-SH-B implements a dual-buffered DataFlash architecture with two independent 512/528-byte SRAM buffers enabling concurrent receive-and-program operations. It supports SPI modes 0 and 3, plus RapidS™ high-speed timing with dedicated opcodes for Dual-I/O (3Bh/BBh) and Quad-I/O (6Bh/EBh) reads.
Its memory array is organized as 4,096 pages (512 or 528 bytes each), supporting Page Erase (512/528 B), Block Erase (4 kB), Sector Erase (128 kB), and Chip Erase (16 Mbit), all with programmable suspend/resume functionality and hardware/software sector protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 16 Mbit (2,097,152 bytes), organized as 4,096 pages of 512 or 528 bytes |
| Interface Speed | 85 MHz max for SPI, Dual-I/O, and Quad-I/O - enables >34 MB/s effective read throughput in Quad mode |
| Access Time | 6 ns max clock-to-output (tV) - supports tight timing margins in high-frequency microcontroller interfaces |
| Power Consumption | 500 nA ultra-deep power-down current (typical) - suitable for battery-backed IoT edge nodes |
| Endurance & Retention | 100,000 program/erase cycles per page; 20-year data retention - meets industrial firmware update requirements |
| Page Size Config | User-selectable 512-byte or 528-byte pages via configuration register - aligns with legacy or optimized filesystem layouts |
| Security Features | 128-byte OTP security register (64-byte factory UID + 64-byte user-programmable); sector lockdown for permanent read-only enforcement |
Pinout & Package
AT25DQ161-SH-B is supplied in an 8-lead 150-mil narrow SOIC package (JEDEC MS-012AA), with standard SPI pinout and hardware write-protect (WP) and hold (HOLD) control signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable for SPI command/address/data transfer; enables device decoding in multi-peripheral buses |
| SO | Serial Output | Tri-state output for SPI master read operations; supports standard and RapidS™ timing waveforms |
| WP | Write Protect | Hardware-enabled sector protection override; when low, prevents modification of protected sectors regardless of software commands |
| HOLD | Pause Transfer | Halts ongoing SPI transaction without deselecting chip - preserves bus state during interrupt servicing |
| SI | Serial Input | Command, address, and data input path for programming, erase, and configuration operations |
| SCK | Serial Clock | Master-generated clock up to 85 MHz; phase/polarity configurable for SPI modes 0 and 3 |
| VCC | Supply Voltage | 2.3 V to 3.6 V single supply - compatible with 2.5 V and 3.3 V logic domains without level translation |
| GND | Ground | Reference return path for all I/O and core circuitry; requires low-impedance PCB connection for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Dual/Quad-I/O Read & Write | Enables 2× or 4× bandwidth over standard SPI - reduces firmware load time and streaming latency |
| Two Independent SRAM Buffers | Allows simultaneous data reception into one buffer while reprogramming main memory from the other - eliminates write stalls in continuous logging |
| Program/Erase Suspend & Resume | Permits urgent read access during long erase operations - critical for real-time systems requiring deterministic response |
| Individual Sector Lockdown | Makes any 128 kB sector permanently read-only after freeze command - enforces immutable bootloader or calibration data |
| RapidS™ High-Speed Mode | Reduces setup/hold timing overhead vs. legacy SPI - achieves full 85 MHz throughput without signal integrity compromises |
| Ultra-Deep Power-Down (500 nA) | Extends battery life in always-on sensor nodes by >100× vs. standby mode - enables multi-year deployments |
Applications
| Firmware Storage | Data Logging |
|---|---|
Use Scenario: Storing boot code, application firmware, and configuration tables in a PLC controller with field-upgrade capability. IC Role / Device Role / Timing Role: Non-volatile program memory accessed via SPI during cold start and OTA updates. Use Value: 100,000-cycle endurance and 20-year retention ensure reliable firmware persistence across 15+ years of industrial operation. | Use Scenario: Capturing timestamped sensor readings from vibration monitors in predictive maintenance gateways. IC Role / Device Role / Timing Role: Circular buffer storage with background page erases and interleaved buffer writes. Use Value: Dual-buffer architecture enables uninterrupted 100 kSPS streaming while main memory is being rewritten - no data loss during erase latency. |
| Secure Bootloader | Edge AI Model Storage |
Use Scenario: Hosting immutable bootloader code in medical infusion pumps where regulatory compliance mandates tamper-proof startup code. IC Role / Device Role / Timing Role: Read-only execution memory with hardware-enforced sector lockdown. Use Value: Sector lockdown + freeze register prevents runtime or flash programmer modification - satisfies IEC 62304 Class C requirements. | Use Scenario: Storing quantized neural network weights for on-device inference in smart cameras. IC Role / Device Role / Timing Role: High-bandwidth Quad-I/O read source for weight matrix fetches during inference cycles. Use Value: 85 MHz Quad-I/O read delivers >34 MB/s sequential throughput - reduces model load latency by 3.8× vs. standard SPI. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q16JW | 16 Mbit, 1.65–3.6 V supply, Quad SPI only (no Dual-I/O), no SRAM buffers, no RapidS™ mode | Lacks concurrent buffer operation and suspend/resume - unsuitable for real-time streaming | Select when cost sensitivity outweighs interleaved write needs and legacy SPI compatibility is sufficient |
| Macronix MX25L1633F | 16 Mbit, 2.3–3.6 V, supports Dual/Quad-I/O but no RapidS™, no sector lockdown, 100 µA deep power-down (vs. 500 nA) | No ultra-low-power deep sleep or permanent sector lockdown - limits use in battery-critical or security-hardened designs | Select when rapid wake-from-sleep is not required and software-based protection suffices |
Compared with W25Q16JW and MX25L1633F, the AT25DQ161-SH-B uniquely combines ultra-deep power-down (500 nA), hardware sector lockdown, and dual-SRAM-buffered RapidS™ operation - making it the only option for battery-powered, security-critical, real-time streaming applications.
Availability
AT25DQ161-SH-B is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, and edge AI inference requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for AT25DQ161-SH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets.
The AT25DQ161-SH-B belongs to Renesas' DataFlash family, engineered specifically for high-reliability, low-power, and secure serial memory applications in resource-constrained embedded systems.
FAQ
What is the operating voltage range for the AT25DQ161-SH-B?
The AT25DQ161-SH-B operates from 2.3 V to 3.6 V, enabling direct interfacing with both 2.5 V and 3.3 V microcontrollers without level-shifting circuitry. This wide supply range ensures robustness across varying board power rail tolerances and brown-out conditions in industrial environments. The AT25DQ161-SH-B maintains full functionality-including RapidS™ mode and Quad-I/O-across the entire voltage window.
Does the AT25DQ161-SH-B support true Quad-SPI (QSPI) protocol?
The AT25DQ161-SH-B supports Quad-output and Quad-input operations using standard SPI opcodes (e.g., 6Bh for Quad Read), but it does not implement the JEDEC JESD216 QSPI x4 command set or octal addressing. Its Quad-I/O mode delivers 4× bandwidth over standard SPI but retains legacy command structure and 24-bit addressing. The AT25DQ161-SH-B is fully compatible with microcontrollers featuring generic Quad-I/O GPIO mapping, not dedicated QSPI peripherals.
How is page size configured on the AT25DQ161-SH-B?
Page size (512 bytes or 528 bytes) on the AT25DQ161-SH-B is set via the Configuration Register (CR) using the Write Configuration Register command (31h). The setting persists through power cycles and determines buffer size, addressing granularity, and erase boundaries. Factory pre-configuration is also available per ordering code. The AT25DQ161-SH-B must be initialized with matching firmware logic - mismatched page size assumptions cause read/write corruption.
Can the AT25DQ161-SH-B perform background operations during active reads?
Yes - the AT25DQ161-SH-B supports Program/Erase Suspend/Resume, allowing a high-priority read command to interrupt an ongoing page program or sector erase. After the read completes, the suspended operation resumes automatically. This feature ensures deterministic latency for time-critical tasks. The AT25DQ161-SH-B status register reports suspend readiness and operation completion without host polling overhead.
What security mechanisms does the AT25DQ161-SH-B provide beyond standard write protection?
Beyond WP pin and software sector protection, the AT25DQ161-SH-B provides 128-byte OTP Security Register (64-byte factory UID + 64-byte user space), individual sector lockdown (permanent read-only enforcement), and freeze register to lock down lockdown status. These features prevent unauthorized firmware replacement, enable device authentication, and meet IEC 62304 and ISO 13849 security requirements. The AT25DQ161-SH-B does not support cryptographic acceleration or AES encryption internally.
AT25DQ161-SH-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 16Mbit
- Memory Organization:
- 2M x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 100 MHz
- Write Cycle Time - Word, Page:
- 7µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25DQ161-SH-B FAQ
1.How can I place an order for AT25DQ161-SH-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25DQ161-SH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25DQ161-SH-B reliable?
The price and inventory of AT25DQ161-SH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25DQ161-SH-B is usually 5 days.
3.What payment methods are accepted for AT25DQ161-SH-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25DQ161-SH-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25DQ161-SH-B?
AT25DQ161-SH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25DQ161-SH-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25DQ161-SH-B?
For technical support, including AT25DQ161-SH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25DQ161-SH-B requirements.
6.How does Aetrix verify that AT25DQ161-SH-B is sourced from the original manufacturer or authorized distributors?
All AT25DQ161-SH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25DQ161-SH-B meets industry standards.
7.What is the process for return or replacement of AT25DQ161-SH-B?
All AT25DQ161-SH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT25DQ161-SH-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25DQ161-SH-B part is unused and in its original packaging.
Return procedure for AT25DQ161-SH-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25DQ161-SH-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
