My Inquiry
My Account
Microchip Technology AT25DQ161-SH-T
- Part No.:
- AT25DQ161-SH-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
AT25DQ161-SH-T.pdf
- Description:
- IC FLASH 16MBIT SPI 100MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,082
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25DQ161-SH-T from Microchip Technology (formerly Atmel) is a 16-Mbit serial Flash memory IC designed for code shadowing and data storage in embedded systems. It operates from 2.7V–3.6V, supports SPI Modes 0/3, delivers up to 100MHz RapidS read performance, features 4KB/32KB/64KB uniform block erase, and integrates hardware write protection via WP pin for industrial applications including set-top boxes and IoT gateways.
For engineers reviewing the AT25DQ161-SH-T datasheet, AT25DQ161-SH-T pinout, AT25DQ161-SH-T application, or AT25DQ161-SH-T equivalent, key selection considerations include quad-I/O read capability (6Bh opcode), sector lockdown permanence, 128-byte OTP security register usage, and compatibility with 3V-only host interfaces requiring fast program/erase suspend-resume functionality.
Technical Context
The AT25DQ161-SH-T implements a flexible erase architecture with 32 × 64KB sectors, enabling independent protection and permanent lockdown of any sector combination. Its dual- and quad-I/O modes use SI/SO/WP/HOLD as I/O0–I/O3 under QE-bit enablement, supporting 2-bit or 4-bit per clock cycle transfers during Read/Program operations.
Internal control logic enforces write-enable latching (WEL bit), automatic erase/program failure reporting, and deep power-down mode (5μA typical). The device uses standard SPI command set with opcodes including 6Bh (Quad-Output Read), 32h (Quad-Input Program), and 33h (Sector Lockdown), all operating up to 100MHz clock frequency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 16 Mbit (2 MB) organized as 32 × 64KB sectors |
| Supply Voltage | 2.7V–3.6V - enables direct integration into 3V microcontroller systems without level-shifting |
| Max Clock Frequency | 100MHz (RapidS mode) - reduces read latency to ≤5ns tV for high-throughput boot code fetch |
| Erase Granularity | Uniform 4KB/32KB/64KB blocks + full chip - allows fine-grained firmware patching without disturbing adjacent code/data |
| Program Time | 1.0ms typical for 256-byte page - supports rapid field updates in production programming |
| Data Retention | 20 years - ensures long-term reliability in unattended industrial deployments |
| Endurance | 100,000 program/erase cycles - suitable for logging or configuration storage with frequent writes |
| Power Consumption | 5μA deep power-down current - critical for battery-backed or energy-harvesting edge nodes |
Pinout & Package
AT25DQ161-SH-T is supplied in an 8-lead SOIC package (0.208" wide), pin-compatible with industry-standard serial Flash footprints. Pin functions support standard SPI communication and extended dual/quad-I/O operation when Configuration Register QE bit is set.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must transition low-to-high to terminate self-timed program/erase cycles |
| SCK | Serial Clock | Controls data timing; rising edge latches input (SI/I/O0–I/O3), falling edge clocks out output |
| SI (I/O0) | Serial Input / Quad I/O Lane 0 | Primary data-in path; becomes I/O0 in dual/quad modes for parallel bit transfer |
| SO (I/O1) | Serial Output / Quad I/O Lane 1 | Primary data-out path; becomes I/O1 in dual/quad modes; high-impedance when CS deasserted |
| WP (I/O2) | Write Protect / Quad I/O Lane 2 | Hardware sector lock control; functions as I/O2 only when QE=1 and in quad commands |
| HOLD (I/O3) | Communication Hold / Quad I/O Lane 3 | Pauses SPI without reset; becomes I/O3 in quad mode; requires external pull-up resistor |
| VCC | Power Supply | 2.7V–3.6V single supply; no auxiliary voltage required for programming or erasing |
| GND | Ground Reference | System ground connection; must be low-impedance for stable read/write margins |
Key Features
| Feature | Design Value |
|---|---|
| Quad-Output Read (6Bh) | Enables 4-bit-per-cycle reads at up to 85MHz, doubling throughput vs standard SPI read |
| Sector Lockdown | Makes any 64KB sector permanently read-only - prevents runtime corruption of bootloader or crypto keys |
| 128-byte OTP Security Register | Stores immutable device-specific data such as ESN, cryptographic keys, or calibration constants |
| Program/Erase Suspend-Resume | Allows background execution while flash operations run - essential for real-time OS environments |
| Global Protect/Unprotect | Reduces manufacturing overhead by enabling bulk sector protection/unprotection in one command |
| Deep Power-Down Mode | 5μA standby current extends battery life in always-on sensor nodes and portable devices |
Applications
| Boot Code Storage | Firmware Update Storage |
|---|---|
Use Scenario: Storing boot loader and initial firmware image for ARM Cortex-M or RISC-V microcontrollers. IC Role / Device Role / Timing Role: Non-volatile code storage with fast sequential read access via RapidS protocol. Use Value: Enables sub-100ms cold boot time using 100MHz read speed and 5ns clock-to-output timing. | Use Scenario: Holding over-the-air (OTA) firmware patches in smart home hubs before validation and installation. IC Role / Device Role / Timing Role: Secure, segmented data storage with individual 64KB sector protection. Use Value: Allows safe concurrent execution and update via sector lockdown - prevents partial overwrite corruption. |
| Secure Key Storage | Industrial Data Logging |
Use Scenario: Storing AES-256 encryption keys and device identity certificates in medical IoT sensors. IC Role / Device Role / Timing Role: Tamper-resistant OTP register + permanent sector lockdown for cryptographic assets. Use Value: 128-byte OTP register provides one-time programmable, non-erasable key storage immune to software attacks. | Use Scenario: Recording sensor readings and event timestamps in railway signaling controllers operating across -40°C to +85°C. IC Role / Device Role / Timing Role: High-endurance data buffer with 100K P/E cycles and 20-year retention. Use Value: Uniform 4KB erase blocks minimize wear leveling overhead and extend usable lifetime in cyclic logging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial Flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT25DQ321-SH-T | 32-Mbit density, identical pinout and command set, supports same RapidS/Dual/Quad modes | Provides double capacity for larger firmware images without layout change | Select when future-proofing for firmware growth or multi-application partitioning |
| Winbond W25Q16JVSSIQ | 16-Mbit, 3V supply, SPI/QPI interface, 133MHz max clock, different OTP and lockdown implementation | Lacks sector lockdown permanence; uses volatile status register protection only | Choose for cost-sensitive consumer designs where permanent lockdown is not required |
Compared with AT25DQ161-SH-T, AT25DQ321-SH-T offers scalable density with zero redesign effort, while W25Q16JVSSIQ trades permanent sector lockdown for higher clock speed and broader distributor availability - making it suitable for less security-critical applications.
Availability
AT25DQ161-SH-T is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, and automotive infotainment head units requiring stable component supply and long-term lifecycle assurance.
Supply support for AT25DQ161-SH-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and qualification for legacy Atmel Flash devices.
The AT25DQ161-SH-T belongs to Microchip's DQ-series serial Flash portfolio, engineered for mixed code-and-data storage in resource-constrained 3V embedded systems where security, endurance, and rapid boot performance are prioritized.
FAQ
What is the maximum clock frequency supported by AT25DQ161-SH-T in RapidS mode?
The AT25DQ161-SH-T supports up to 100MHz in RapidS mode using the 1Bh read opcode. This enables high-speed sequential code fetching with a clock-to-output time (tV) of ≤5ns, critical for minimizing boot latency in real-time embedded systems. Standard SPI read (0Bh/03h opcodes) is rated to 85MHz and 40MHz respectively.
Does AT25DQ161-SH-T support quad-I/O read and program operations?
Yes, AT25DQ161-SH-T supports both Quad-Output Read (6Bh opcode) and Quad-Input Program (32h opcode) when the QE bit in the Configuration Register is set. In this mode, SI, SO, WP, and HOLD function as I/O0–I/O3, enabling 4-bit-per-clock-cycle transfers - significantly increasing throughput over standard SPI.
How does sector lockdown work on AT25DQ161-SH-T, and is it reversible?
Sector lockdown on AT25DQ161-SH-T is implemented via the 33h command and makes selected 64KB sectors permanently read-only. Once locked, sectors cannot be unlocked or reprogrammed - providing hardware-enforced immutability for bootloaders or cryptographic keys. This feature is irreversible and survives power cycles and resets.
What is the purpose of the 128-byte OTP Security Register in AT25DQ161-SH-T?
The 128-byte One-Time Programmable (OTP) Security Register in AT25DQ161-SH-T is used for storing immutable system-critical data such as electronic serial numbers (ESN), device-specific cryptographic keys, or factory calibration values. Once programmed, OTP bits cannot be erased or rewritten, ensuring persistent identity and security integrity across the device lifetime.
Can AT25DQ161-SH-T operate in deep power-down mode, and what is its typical current draw?
Yes, AT25DQ161-SH-T supports deep power-down mode activated by the B9h command, reducing supply current to 5μA typical. This mode disables internal circuitry while preserving memory contents, making it ideal for battery-powered applications like wireless sensors or portable medical devices requiring ultra-low standby power.
AT25DQ161-SH-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 16Mbit
- Memory Organization:
- 2M x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 100 MHz
- Write Cycle Time - Word, Page:
- 7µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25DQ161-SH-T FAQ
1.How can I place an order for AT25DQ161-SH-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25DQ161-SH-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25DQ161-SH-T reliable?
The price and inventory of AT25DQ161-SH-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25DQ161-SH-T is usually 5 days.
3.What payment methods are accepted for AT25DQ161-SH-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25DQ161-SH-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25DQ161-SH-T?
AT25DQ161-SH-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25DQ161-SH-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25DQ161-SH-T?
For technical support, including AT25DQ161-SH-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25DQ161-SH-T requirements.
6.How does Aetrix verify that AT25DQ161-SH-T is sourced from the original manufacturer or authorized distributors?
All AT25DQ161-SH-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25DQ161-SH-T meets industry standards.
7.What is the process for return or replacement of AT25DQ161-SH-T?
All AT25DQ161-SH-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25DQ161-SH-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25DQ161-SH-T part is unused and in its original packaging.
Return procedure for AT25DQ161-SH-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25DQ161-SH-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
