My Inquiry
My Account
Renesas AT25DQ161-SSH-B
- Part No.:
- AT25DQ161-SSH-B
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25DQ161-SSH-B.pdf
- Description:
- IC FLASH 16MBIT SPI 100MHZ 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,751
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25DQ161-SSH-B from Renesas Electronics is a 16-Mbit serial flash memory IC with SPI interface, Dual-I/O and Quad-I/O support, 85 MHz max read frequency, 512/528-byte configurable page size, and two independent 512/528-byte SRAM buffers enabling concurrent write-and-reprogram operation in embedded firmware storage applications.
For engineers reviewing the AT25DQ161-SSH-B datasheet, AT25DQ161-SSH-B pinout, AT25DQ161-SSH-B application, or AT25DQ161-SSH-B equivalent, key selection criteria include SPI mode 0/3 compatibility, RapidS™ high-speed timing, ultra-deep power-down current (500 nA), sector lockdown security, and JEDEC-standard manufacturer/device ID read capability.
Technical Context
The AT25DQ161-SSH-B implements a dual-buffered DataFlash architecture with separate main memory array and two SRAM buffers, enabling true background programming: data can be loaded into one buffer while the other buffer transfers to main memory or while main memory pages are being erased or programmed. Its RapidS™ mode reduces command overhead and improves throughput over standard SPI.
It supports flexible erase granularity-page (512/528 B), block (4 kB), sector (128 kB), and chip-wide-with suspend/resume for program/erase operations. Sector protection is implemented via hardware WP pin control and software-configurable sector protection register, including permanent lockdown capability for critical boot sectors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory density | 16 Mbit (2,097,152 bytes) organized as 4,096 pages of 512 or 528 bytes |
| Supply voltage | 2.3 V to 3.6 V single supply - enables direct interfacing with 2.5 V and 3.3 V logic systems |
| Max clock frequency | 85 MHz for SPI, Dual-I/O, and Quad-I/O modes - supports high-bandwidth firmware updates and streaming data logging |
| Read latency | 6 ns clock-to-output (tV) - minimizes wait states in real-time code execution from XIP-capable controllers |
| Power-down current | 500 nA typical ultra-deep power-down - extends battery life in always-on IoT edge nodes |
| Endurance & retention | 100,000 program/erase cycles per page; 20-year data retention - suitable for field-upgradable industrial firmware |
| Page size option | User-configurable 512-byte or 528-byte pages - matches legacy DataFlash or optimized binary alignment requirements |
Pinout & Package
AT25DQ161-SSH-B is supplied in an 8-lead 150-mil narrow SOIC package (JEDEC MS-012AA), with lead finish Pb/Halide-free and RoHS compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable for SPI command decoding; must be asserted before SCK edge to initiate valid transaction |
| SCK | Serial Clock | Input clock synchronizing all SPI data transfers; supports up to 85 MHz with defined setup/hold timing |
| MOSI | Master Out Slave In | Serial input for commands, addresses, and write data; supports single, dual, or quad input modes |
| MISO | Master In Slave Out | Serial output for read data and status; supports single, dual, or quad output modes |
| WP | Write Protect | Hardware-enabled sector protection; low = enables write/erase lock on protected sectors |
| HOLD | Pause Transfer | Active-low input to suspend ongoing SPI transfer without deselecting device; retains internal state |
| VCC | Power Supply | 2.3–3.6 V supply input; decoupling capacitor required per datasheet layout guidelines |
| GND | Ground | Reference return path for all I/O and power; requires low-impedance connection to system ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Dual/Quad-I/O Read & Write | Enables 2× or 4× bandwidth vs. standard SPI - accelerates firmware image loading and OTA update verification |
| Two independent SRAM buffers | Allows pipelined writes: fill Buffer 1 while Buffer 2 programs main memory - eliminates write stalls in continuous data streams |
| Program/Erase Suspend/Resume | Permits urgent read access during long erase operations - essential for real-time systems requiring deterministic latency |
| 128-byte OTP Security Register | 64-byte factory-unique ID + 64-byte user-programmable space - supports secure boot key binding and device identity attestation |
| Individual sector lockdown | Software-frozen read-only protection for boot sectors - prevents accidental or malicious overwrite of critical firmware partitions |
| RapidS™ high-speed protocol | Reduces instruction overhead and improves effective throughput - delivers >90% bus utilization at 85 MHz in Quad-I/O mode |
Applications
| Firmware Storage | IoT Edge Node Logging |
|---|---|
|
Use Scenario: Storing and updating bootloader and application firmware in resource-constrained microcontrollers. IC Role / Device Role / Timing Role: Non-volatile code storage with XIP-capable read performance and atomic page-level updates. Use Value: 85 MHz Quad-I/O read speed and 6 ns tV enable fast instruction fetch; sector lockdown protects boot code from corruption. |
Use Scenario: Capturing sensor telemetry in battery-powered wireless sensors with intermittent connectivity. IC Role / Device Role / Timing Role: High-endurance, low-power data logger using background buffer writes to avoid MCU blocking. Use Value: 500 nA ultra-deep power-down extends multi-year battery life; 100K-cycle endurance supports frequent timestamped writes. |
| Industrial HMI Display Cache | Medical Device Configuration Store |
|
Use Scenario: Caching GUI assets (fonts, icons, bitmaps) for touch-based human-machine interfaces. IC Role / Device Role / Timing Role: High-bandwidth sequential read source for display controller DMA engines. Use Value: Dual/Quad-I/O modes deliver >30 MB/s effective read throughput; configurable 528-byte pages align with compressed asset boundaries. |
Use Scenario: Securely storing calibration data, usage logs, and regulatory-compliant configuration parameters. IC Role / Device Role / Timing Role: Tamper-resistant non-volatile storage with cryptographic key binding via OTP register. Use Value: 128-byte OTP register enables unique device identity binding; sector lockdown ensures FDA/IEC 62304 traceability records remain immutable. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q16JW | 16 Mbit, 1.65–3.6 V, no SRAM buffers, no RapidS™, 133 MHz max Quad-I/O, no sector lockdown | Lacks background programming and hardware-enforced sector immutability; higher speed but lower security assurance | Preferred where raw throughput > security or concurrent write capability; not suitable for locked boot partition use cases |
| Macronix MX25L1633F | 16 Mbit, 2.7–3.6 V, no SRAM buffers, no RapidS™, 104 MHz max Quad-I/O, software-only protection | Narrower VCC range excludes 2.5 V systems; no hardware WP pin or sector lockdown; relies on SW register locks only | Acceptable for cost-sensitive consumer designs without safety-critical firmware; requires additional MCU-level protection logic |
Compared with W25Q16JW and MX25L1633F, the AT25DQ161-SSH-B uniquely delivers concurrent buffer-write capability, hardware-enforced sector lockdown, and RapidS™-optimized timing - making it the only choice for safety-aware, real-time firmware storage requiring zero-latency suspend and immutable boot integrity.
Availability
AT25DQ161-SSH-B is available at Aetrix Electronics and suitable for firmware storage, IoT edge node logging, and industrial HMI display cache applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for AT25DQ161-SSH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and memory solutions for automotive, industrial, and IoT markets.
The AT25DQ161-SSH-B belongs to Renesas' DataFlash family, engineered specifically for high-reliability embedded systems needing concurrent read/write, ultra-low power sleep, and hardware-enforced data integrity - especially in firmware and secure configuration storage.
FAQ
What is the default page size configuration for AT25DQ161-SSH-B?
The AT25DQ161-SSH-B ships pre-configured with a 528-byte page size by default, matching the standard DataFlash format. It can be reconfigured to 512-byte pages via the Buffer and Page Size Configuration command (0x3D), and this setting persists across power cycles. Both configurations are fully supported in all operating modes of the AT25DQ161-SSH-B.
Does AT25DQ161-SSH-B support true Quad-I/O for both read and write operations?
Yes, the AT25DQ161-SSH-B supports Quad-I/O for reads (using opcode 0x6B) and Quad-input for writes (using opcode 0x38). The device includes dedicated Quad Enable (0x41) and Quad Disable (0x40) commands, and its pinout allows full four-wire bidirectional operation when configured - a capability confirmed in the AT25DQ161-SSH-B datasheet Section 5.1 and Table 30.
How does the AT25DQ161-SSH-B handle power loss during a page program operation?
The AT25DQ161-SSH-B incorporates automatic write abort detection and page-level atomicity: if power fails mid-program, the affected page remains unmodified or enters a known invalid state (per status register bit 0), preventing partial writes. Recovery requires explicit status check and reprogramming - a behavior guaranteed across all AT25DQ161-SSH-B production lots and documented in Section 7.4 and Table 20 of the datasheet.
Can the 128-byte Security Register in AT25DQ161-SSH-B be erased or rewritten after initial programming?
No - the 128-byte Security Register in the AT25DQ161-SSH-B is one-time programmable (OTP). Once written, individual bytes cannot be altered or cleared. The first 64 bytes are factory-programmed with a unique identifier and are permanently fixed; the remaining 64 bytes are user-programmable once, after which they become read-only. This OTP behavior is hardwired in the AT25DQ161-SSH-B silicon and enforced by internal fuse logic.
Is AT25DQ161-SSH-B pin-compatible with earlier AT45DB series devices?
No - the AT25DQ161-SSH-B is not pin-compatible with AT45DBxx series devices. While both share the same 8-pin SOIC package outline, the AT25DQ161-SSH-B uses a different command set (e.g., RapidS™ opcodes), lacks the RDY/BUSY pin, and implements distinct status register mapping and buffer addressing. Migration requires firmware and driver updates; the AT25DQ161-SSH-B datasheet explicitly positions it as a new-generation architecture, not a drop-in replacement.
AT25DQ161-SSH-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 16Mbit
- Memory Organization:
- 2M x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 100 MHz
- Write Cycle Time - Word, Page:
- 7µs, 3ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25DQ161-SSH-B FAQ
1.How can I place an order for AT25DQ161-SSH-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25DQ161-SSH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25DQ161-SSH-B reliable?
The price and inventory of AT25DQ161-SSH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25DQ161-SSH-B is usually 5 days.
3.What payment methods are accepted for AT25DQ161-SSH-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25DQ161-SSH-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25DQ161-SSH-B?
AT25DQ161-SSH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25DQ161-SSH-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25DQ161-SSH-B?
For technical support, including AT25DQ161-SSH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25DQ161-SSH-B requirements.
6.How does Aetrix verify that AT25DQ161-SSH-B is sourced from the original manufacturer or authorized distributors?
All AT25DQ161-SSH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25DQ161-SSH-B meets industry standards.
7.What is the process for return or replacement of AT25DQ161-SSH-B?
All AT25DQ161-SSH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT25DQ161-SSH-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25DQ161-SSH-B part is unused and in its original packaging.
Return procedure for AT25DQ161-SSH-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25DQ161-SSH-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
