My Inquiry
My Account
Renesas AT25QL128A-MHE-T
- Part No.:
- AT25QL128A-MHE-T
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 8-UDFN Exposed Pad
- Datasheet:
-
AT25QL128A-MHE-T.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 8UDFN
- Quantity:
- Payment:
- Shipping:
Inventory:5,567
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25QL128A-MHE-T from Renesas Electronics is a 128-Mbit serial NOR Flash memory IC designed for code storage and data logging in embedded systems. It operates from a single 1.7–2.0 V supply, supports SPI/QPI/Dual/Quad I/O interfaces, delivers up to 65 Mbytes/s continuous read throughput, and features 4-kB/32-kB/64-kB block erase with 100,000 program/erase cycles - deployed in industrial IoT gateways requiring reliable firmware storage.
For engineers reviewing the AT25QL128A-MHE-T datasheet, AT25QL128A-MHE-T pinout, AT25QL128A-MHE-T application, or AT25QL128A-MHE-T equivalent, key selection criteria include quad I/O timing (6 ns tV1), deep power-down current (2 µA), SFDP register compliance, and factory-default quad-enable configuration for high-speed boot code execution.
Technical Context
The AT25QL128A-MHE-T implements a flexible erase architecture with three discrete block sizes (4 kB, 32 kB, 64 kB) to minimize wasted space during partial updates of firmware or configuration data. Its command set fully supports JEDEC-standard SPI modes 0/3, QPI mode, and dual/quad I/O protocols - enabling interoperability with ARM Cortex-M, RISC-V, and FPGA host controllers.
Hardware write protection is enforced via dedicated WP pin and status register lock bits (SRP0/SRP1), while the 4-kbit secured OTP register provides immutable key storage for secure boot. Erase/program suspend/resume capability allows background operations without halting host CPU execution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 Mbit (16 MB), organized as 65,536 × 256-byte pages - sufficient for full MCU firmware images plus runtime configuration tables. |
| Interface Support | SPI (modes 0/3), Dual I/O, Quad I/O, and QPI - enables scalable bandwidth from 133 MHz single-line to 532 MHz effective quad-rate operation. |
| Max Read Throughput | 65 Mbytes/s continuous transfer using Fast Read Quad I/O - meets real-time boot latency requirements in automotive ECUs. |
| Timing (tV1) | 6 ns clock-to-output delay - ensures deterministic timing margins for high-frequency microcontroller bus interfacing. |
| Erase Performance | 60 ms (4-kB), 200 ms (32-kB), 350 ms (64-kB) typical - balances update speed against wear leveling granularity. |
| Endurance & Retention | 100,000 program/erase cycles per block; 20-year data retention - validated for industrial deployments with infrequent field updates. |
| Power Modes | 2 µA deep power-down, 10 µA standby, 5 mA active read - supports battery-backed edge nodes with multi-year shelf life. |
Pinout & Package
AT25QL128A-MHE-T uses an 8-pad DFN package (6 mm × 5 mm × 0.6 mm), RoHS-compliant and optimized for space-constrained PCB layouts in portable and industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS# | Chip Select Input | Active-low enable for SPI/QPI command decoding; must be asserted before clock edge to initiate valid transaction. |
| SO / IO1 | Serial Output / Quad I/O 1 | Output-only in standard SPI; bidirectional in Quad I/O mode - carries address/data LSB during fast read sequences. |
| WP# | Write Protect Input | Hardware lock for status register and memory blocks when pulled low; overrides software write-enable state. |
| GND | Ground Reference | Primary return path for all I/O and core logic; requires low-impedance connection to minimize noise coupling into timing-sensitive read paths. |
| VCC | Supply Voltage | 1.7–2.0 V nominal; tight regulation required to maintain tV1 spec and prevent inadvertent write inhibit activation. |
| HOLD# | Hold Input | Pauses ongoing serial transfer without deselecting device - used for interrupt servicing in real-time systems. |
| SI / IO0 | Serial Input / Quad I/O 0 | Input-only in SPI; bidirectional in Quad I/O - carries command opcodes and page program data. |
| SCK | Serial Clock Input | Edge-triggered master clock up to 133 MHz; duty cycle tolerance ±5% per AC specs to ensure setup/hold compliance. |
Key Features
| Feature | Design Value |
|---|---|
| Quad Enable (QE) default | Factory-configured QE bit ensures immediate high-speed Quad I/O operation without initialization overhead at power-up. |
| Serial Flash Discoverable Parameters (SFDP) | JEDEC-compliant SFDP register (0x5A command) enables automatic host driver configuration of timing, voltage, and command sets. |
| Erase/Program Suspend & Resume | Allows host to pause background erase/program and service time-critical interrupts, then resume without data loss or command reissue. |
| 4-kbit Secured OTP Register | Dedicated one-time programmable area for cryptographic keys or calibration constants - immune to accidental overwrite or bulk erase. |
| Flexible Block Erase Architecture | Independent 4-kB, 32-kB, and 64-kB erase blocks reduce wasted space during partial firmware updates versus uniform 64-kB-only devices. |
Applications
| Industrial PLC Firmware Storage | Automotive ADAS Boot Memory |
|---|---|
Use Scenario: Storing firmware and safety-critical boot code in programmable logic controllers operating continuously in harsh environments. IC Role / Device Role / Timing Role: Primary non-volatile code storage with deterministic 6 ns tV1 timing for fast instruction fetch during cold start. Use Value: 20-year data retention and 100K-cycle endurance ensure firmware integrity across 15+ year product lifecycles without field replacement. | Use Scenario: Hosting boot ROM and sensor calibration data in automotive camera modules requiring ASIL-B compliance. IC Role / Device Role / Timing Role: Secure, low-power flash memory supporting QPI interface for rapid boot sequence execution under ISO 26262 constraints. Use Value: Hardware WP# pin and SRP-locked status register prevent unauthorized firmware modification during vehicle operation. |
| Medical Edge Gateway Data Logging | Smart Meter Firmware + Configuration |
Use Scenario: Capturing diagnostic logs and patient session data in portable ultrasound devices with intermittent power. IC Role / Device Role / Timing Role: Dual-purpose code + data storage leveraging flexible 4-kB/32-kB erase blocks to isolate firmware from volatile log buffers. Use Value: 2 µA deep power-down current extends battery life between clinical sessions while preserving stored diagnostics. | Use Scenario: Storing metrology firmware, tariff tables, and tamper-event history in utility smart meters deployed in remote locations. IC Role / Device Role / Timing Role: High-reliability serial flash with secured OTP for encryption keys and calibrated metering parameters. Use Value: 4-kbit secured OTP prevents cloning or firmware rollback attacks, satisfying IEC 62056 and DLMS security mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q128JVSIM | 3.3 V supply only; no 1.7–2.0 V operation; identical 128-Mbit density and QPI support but lacks SFDP v1.6 compliance. | Requires level-shifting in ultra-low-voltage systems; suitable for legacy 3.3 V designs where power efficiency is secondary. | Select when existing board design uses 3.3 V rails and QPI compatibility is prioritized over low-voltage operation. |
| Micron MT25QL128ABA8ESF-0SIT | Pin-compatible 8-pin SOIC variant; same 1.7–2.0 V range, SFDP, and QE default; differs in AC timing specs (tV1 = 7 ns vs. 6 ns). | Drop-in replacement for AT25QL128A-MHE-T in through-hole or larger footprint designs; identical functional behavior. | Choose for SOIC-based prototypes or where thermal performance favors wider lead pitch over DFN. |
Compared with W25Q128JVSIM and MT25QL128ABA8ESF-0SIT, the AT25QL128A-MHE-T uniquely combines sub-2.0 V operation, 6 ns tV1, and factory-quad-enabled configuration - making it optimal for next-generation battery-powered and automotive-grade systems demanding minimal boot latency and maximum energy efficiency.
Availability
AT25QL128A-MHE-T is available at Aetrix Electronics and suitable for industrial PLCs, automotive ADAS modules, medical edge gateways, and smart metering systems requiring stable component supply across extended product lifecycles.
Supply support for AT25QL128A-MHE-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and memory solutions for automotive, industrial, and IoT markets.
The AT25QL128A belongs to Renesas' high-performance serial NOR Flash product line, engineered specifically for low-voltage, high-reliability embedded code storage with advanced security and flexible erase capabilities.
FAQ
What is the operating voltage range of the AT25QL128A-MHE-T?
The AT25QL128A-MHE-T operates from a single 1.7 V to 2.0 V supply. This narrow low-voltage window enables direct integration with modern ultra-low-power MCUs and PMICs without external level shifting, while maintaining full specification compliance including 6 ns tV1 and 133 MHz max clock frequency. The AT25QL128A-MHE-T does not support 3.3 V operation.
Does the AT25QL128A-MHE-T support Quad SPI by default?
Yes, the AT25QL128A-MHE-T ships with Quad Enable (QE) bit factory-set, enabling immediate Quad I/O operation upon power-up without requiring initialization commands. This eliminates boot-time configuration delays and simplifies firmware bring-up. The AT25QL128A-MHE-T remains fully backward-compatible with standard SPI mode via command control.
How is hardware write protection implemented on the AT25QL128A-MHE-T?
Hardware write protection on the AT25QL128A-MHE-T is enforced through the dedicated WP# pin, which locks status register bits and memory blocks when driven low. This physical signal takes precedence over software write-enable states and persists across power cycles. The AT25QL128A-MHE-T also supports SRP0/SRP1-based status register protection for additional granularity.
What erase block sizes does the AT25QL128A-MHE-T support?
The AT25QL128A-MHE-T supports three discrete erase block sizes: 4 kbytes, 32 kbytes, and 64 kbytes. This architecture minimizes wasted space during partial firmware updates - for example, updating a 5-kB bootloader requires only one 4-kB block plus one 4-kB block (not a full 64-kB erase). The AT25QL128A-MHE-T does not support sector or uniform 64-kB-only erase schemes.
Is the AT25QL128A-MHE-T compliant with JEDEC Serial Flash standards?
Yes, the AT25QL128A-MHE-T complies with JEDEC JESD216B for Serial Flash Discoverable Parameters (SFDP), enabling automatic host driver detection of timing, voltage, and command set capabilities. It also supports JEDEC-standard Manufacturer/Device ID (0x9F), Dual/Quad I/O addressing, and QPI protocol definitions - ensuring interoperability across ARM, RISC-V, and FPGA platforms.
AT25QL128A-MHE-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-UDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O, QPI
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 150µs, 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.7V ~ 2V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UDFN (5x6)
AT25QL128A-MHE-T FAQ
1.How can I place an order for AT25QL128A-MHE-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25QL128A-MHE-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25QL128A-MHE-T reliable?
The price and inventory of AT25QL128A-MHE-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25QL128A-MHE-T is usually 5 days.
3.What payment methods are accepted for AT25QL128A-MHE-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25QL128A-MHE-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25QL128A-MHE-T?
AT25QL128A-MHE-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25QL128A-MHE-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25QL128A-MHE-T?
For technical support, including AT25QL128A-MHE-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25QL128A-MHE-T requirements.
6.How does Aetrix verify that AT25QL128A-MHE-T is sourced from the original manufacturer or authorized distributors?
All AT25QL128A-MHE-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25QL128A-MHE-T meets industry standards.
7.What is the process for return or replacement of AT25QL128A-MHE-T?
All AT25QL128A-MHE-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25QL128A-MHE-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25QL128A-MHE-T part is unused and in its original packaging.
Return procedure for AT25QL128A-MHE-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25QL128A-MHE-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
