Renesas AT25SF081-SSHF-B
- Part No.:
- AT25SF081-SSHF-B
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT25SF081-SSHF-B.pdf
- Description:
- IC FLASH 8MBIT SPI/QUAD 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,789
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25SF081-SSHF-B from Dialog Semiconductor is an 8-Mbit serial flash memory IC supporting SPI Modes 0/3, Dual-I/O and Quad-I/O read operations, with 104 MHz max clock frequency, 6 ns clock-to-output delay, and uniform 4/32/64-Kbyte block erase. It operates from 2.3V–3.6V and targets code shadowing and embedded data storage in consumer electronics.
For engineers reviewing the AT25SF081-SSHF-B datasheet, AT25SF081-SSHF-B pinout, AT25SF081-SSHF-B application, or AT25SF081-SSHF-B equivalent, key selection considerations include SPI interface flexibility (Dual/Quad I/O), industrial temperature range (−40°C to +85°C), hardware write protection via WP pin, security register pages for device serialization, and deep power-down current of 2 µA.
Technical Context
The AT25SF081-SSHF-B implements a flexible erase architecture with four granular erase levels-uniform 4-Kbyte, 32-Kbyte, 64-Kbyte blocks and full chip erase-enabling efficient co-location of code and data without wasted space. Its memory array is organized as 1 Mbyte (0x000000–0xFFFFF) with byte-addressable access and automatic address wraparound.
It supports standard SPI command set including Read Array (03h/0Bh), Dual-Output Read (3Bh), Dual-I/O Read (BBh), Quad-Output Read (6Bh), and Quad-I/O Read (EBh), all requiring QE bit enablement for quad modes. The device integrates three programmable, individually lockable security register pages for ESN, key storage, or serialization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 8 Mbit (1 Mbyte); sufficient for firmware images and configuration data in resource-constrained embedded systems. |
| Supply Voltage | 2.3 V – 3.6 V; compatible with single-supply 2.5 V or 3.3 V logic domains without level shifting. |
| Max Clock Frequency | 104 MHz; enables high-throughput read access, especially in Quad-I/O mode (up to 416 Mbps effective). |
| Read Latency | 6 ns tV (clock-to-output); minimizes wait states during instruction fetch or real-time data retrieval. |
| Erase Granularity | Uniform 4/32/64-Kbyte blocks + full chip; allows precise partitioning of code modules and data segments without over-erasure. |
| Endurance & Retention | 100,000 program/erase cycles and 20-year data retention; suitable for field-updatable firmware and long-life industrial deployments. |
| Power Consumption | 2 µA deep power-down, 10 µA standby, 4 mA active read; supports battery-backed and ultra-low-power sleep modes. |
Pinout & Package
AT25SF081-SSHF-B uses an 8-lead SOIC (208-mil) package with gull-wing leads, RoHS-compliant and halide-free. Pin functions are validated per DS-25SF081–045K–06/2023.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select input | Active-low enable; initiates all commands and places SO/SI in high-Z when deasserted. |
| SCK | Serial clock input | Controls data timing; latches SI on rising edge, clocks SO on falling edge (SPI Modes 0/3). |
| SI (I/O0) | Serial input / Quad/Dual I/O | Command/address/data input; becomes bidirectional I/O0 in Dual/Quad read modes. |
| SO (I/O1) | Serial output / Quad/Dual I/O | Data output in standard read; becomes bidirectional I/O1 in Dual/Quad read modes. |
| WP (I/O2) | Write protect input / Quad I/O | Hardware lock control for protected blocks; becomes I/O2 in Quad read mode. |
| HOLD (I/O3) | Communication pause input / Quad I/O | Pauses ongoing transfers without deselecting; becomes I/O3 in Quad read mode. |
| VCC | Power supply | 2.3–3.6 V main supply; powers core logic and I/O buffers. |
| GND | Ground reference | System return path; required for stable operation and noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual- and Quad-I/O Read Support | Enables 2× or 4× throughput vs standard SPI read, reducing instruction overhead and improving boot/firmware load speed. |
| Flexible Erase Architecture | Four uniform erase block sizes eliminate wasted space in mixed code+data applications, increasing effective memory utilization. |
| Three Security Register Pages | Individually lockable nonvolatile pages for secure storage of ESN, cryptographic keys, or calibration data-no external security IC needed. |
| Hardware Write Protection | WP pin provides immediate, glitch-immune locking of protected sectors-critical for bootloader and configuration integrity. |
| Deep Power-Down Mode | 2 µA typical current draw extends battery life in always-on or intermittently active IoT endpoints and wearables. |
Applications
| Smart Home Hub Firmware Storage | Industrial PLC Configuration Memory |
|---|---|
|
Use Scenario: Storing and updating firmware images and OTA update payloads in Wi-Fi/BLE-enabled smart home hubs. IC Role / Device Role / Timing Role: Nonvolatile code storage with fast Quad-I/O read for rapid boot and low-latency firmware execution shadowing. Use Value: 104 MHz Quad-I/O read and 6 ns tV reduce boot time by >40% vs legacy SPI flash; 4-Kbyte erase enables atomic OTA patching. |
Use Scenario: Holding runtime configuration, calibration tables, and user-defined logic in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Industrial-grade persistent data storage with hardware write protection to prevent accidental corruption during brown-out events. Use Value: WP pin + 100K-cycle endurance ensures configuration integrity across 10+ years of operation in harsh factory environments. |
| Wearable Sensor Data Logger | Automotive Infotainment Bootloader |
|
Use Scenario: Capturing and retaining sensor fusion data (accelerometer, gyro, temp) between periodic BLE syncs in fitness trackers. IC Role / Device Role / Timing Role: Low-power data buffer with deep power-down mode activated between sampling intervals. Use Value: 2 µA deep power-down current extends coin-cell battery life to >6 months while preserving logged data integrity. |
Use Scenario: Securely storing signed bootloader code and public key certificates in automotive head units compliant with UNECE R155. IC Role / Device Role / Timing Role: Trusted boot root-of-trust component with lockable security registers for cryptographic key storage. Use Value: Three individually lockable security pages allow separation of bootloader signature, OEM key, and service key-meeting ASIL-B traceability requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q80DVSSIG | Same density (8 Mbit), 3.3 V only (2.7–3.6 V), no security registers, no Dual/Quad I/O support-standard SPI only. | Lacks security and high-speed I/O features; suitable only where cost is primary and advanced features are unused. | Select only if design requires lowest BOM cost and does not use security or >50 MHz read performance. |
| Micron MT25QL08GAByx1 | 8 Mbit, 133 MHz max clock, supports Xccela Bus (Octal DTR), includes 256-byte OTP area, but no dedicated security register pages. | Higher bandwidth and OTP capability, but lacks configurable lockable security pages for ESN/key storage. | Prefer when system demands >104 MHz throughput or Octal interface roadmap; avoid if security page functionality is mandatory. |
Compared with AT25SF081-SSHF-B, W25Q80DVSSIG offers lower cost but omits security and high-speed I/O, while MT25QL08GAByx1 delivers higher speed and OTP but lacks lockable security pages-making AT25SF081-SSHF-B uniquely balanced for secure, mixed-code-and-data embedded applications.
Availability
AT25SF081-SSHF-B is available at Aetrix Electronics and suitable for smart home hubs, industrial PLCs, wearable data loggers, and automotive infotainment systems requiring stable component supply and long-term lifecycle support.
Supply support for AT25SF081-SSHF-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Dialog Semiconductor, acquired Adesto Technologies in 2021, specializes in low-power ICs for IoT, mobile, and industrial applications, with strong focus on energy efficiency and system integration.
The AT25SF081 product line was developed by Adesto (now Dialog) to address code+data co-storage needs in battery-powered and space-constrained embedded systems-emphasizing erase flexibility, security, and SPI interface scalability.
FAQ
What is the operating voltage range of the AT25SF081-SSHF-B?
The AT25SF081-SSHF-B operates from 2.3 V to 3.6 V, making it compatible with both 2.5 V and 3.3 V logic systems without external level shifters. This wide supply range supports designs with varying power rail tolerances and simplifies integration into mixed-voltage platforms. The AT25SF081-SSHF-B maintains full functionality-including Quad-I/O read and security register access-across this entire voltage window.
Does the AT25SF081-SSHF-B support Quad-I/O read, and what is required to enable it?
Yes, the AT25SF081-SSHF-B supports Quad-I/O read using opcode EBh, but requires the Quad Enable (QE) bit in Status Register Byte 2 to be set first. This is done via Write Status Register command (01h) after issuing Write Enable (06h). Once enabled, the SI, SO, WP, and HOLD pins function as I/O0–I/O3 for simultaneous 4-bit data transfer. The AT25SF081-SSHF-B achieves up to 416 Mbps effective throughput in this mode.
How many security register pages does the AT25SF081-SSHF-B have, and can they be locked independently?
The AT25SF081-SSHF-B includes three dedicated security register pages, each 256 bytes in size, designed for secure storage of electronic serial numbers, cryptographic keys, or calibration data. Each page can be individually locked using dedicated lock bits in the status register, preventing overwrite or readback once secured. This capability is intrinsic to the AT25SF081-SSHF-B and requires no external components or firmware overhead to enforce.
What erase block sizes are supported by the AT25SF081-SSHF-B?
The AT25SF081-SSHF-B supports four uniform erase granularities: 4-Kbyte, 32-Kbyte, and 64-Kbyte blocks, plus full-chip erase. These sizes are optimized to align with typical firmware module boundaries and data segment allocations, minimizing wasted space during partial updates. Unlike legacy flash devices with fixed large blocks, the AT25SF081-SSHF-B's flexible architecture allows precise, non-disruptive erasure-critical for reliable OTA updates and runtime data logging.
Is the AT25SF081-SSHF-B suitable for industrial temperature applications?
Yes, the AT25SF081-SSHF-B is specified for the full industrial temperature range of −40°C to +85°C and qualified per JEDEC standards. It maintains guaranteed timing (e.g., 6 ns tV), endurance (100,000 cycles), and data retention (20 years) across this range. The AT25SF081-SSHF-B is commonly deployed in factory automation controllers, outdoor smart meters, and industrial gateways where thermal stability and long-term reliability are mandatory.
AT25SF081-SSHF-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR
- Memory Size:
- 8Mbit
- Memory Organization:
- 1M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 5µs, 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT25SF081-SSHF-B FAQ
1.How can I place an order for AT25SF081-SSHF-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25SF081-SSHF-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25SF081-SSHF-B reliable?
The price and inventory of AT25SF081-SSHF-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25SF081-SSHF-B is usually 5 days.
3.What payment methods are accepted for AT25SF081-SSHF-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25SF081-SSHF-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25SF081-SSHF-B?
AT25SF081-SSHF-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25SF081-SSHF-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25SF081-SSHF-B?
For technical support, including AT25SF081-SSHF-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25SF081-SSHF-B requirements.
6.How does Aetrix verify that AT25SF081-SSHF-B is sourced from the original manufacturer or authorized distributors?
All AT25SF081-SSHF-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25SF081-SSHF-B meets industry standards.
7.What is the process for return or replacement of AT25SF081-SSHF-B?
All AT25SF081-SSHF-B units undergo pre-shipment inspection (PSI). If there is an issue with AT25SF081-SSHF-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25SF081-SSHF-B part is unused and in its original packaging.
Return procedure for AT25SF081-SSHF-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25SF081-SSHF-B Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

