My Inquiry
My Account
Renesas AT25SF128A-SXUBHD-T
- Part No.:
- AT25SF128A-SXUBHD-T
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT25SF128A-SXUBHD-T.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,215
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25SF128A-SXUBHD-T from Renesas Electronics is a 128-Mbit Serial NOR Flash memory IC supporting SPI, Dual I/O, and Quad I/O interfaces. It operates from 2.7 V to 3.6 V, delivers up to 133 MHz read speed at 85 °C, features 4 kB/32 kB/64 kB block erase (70/150/250 ms typical), and supports eXecute-in-Place (XiP) for embedded microcontroller boot code storage in industrial control systems.
For engineers reviewing the AT25SF128A-SXUBHD-T datasheet, AT25SF128A-SXUBHD-T pinout, AT25SF128A-SXUBHD-T application, or AT25SF128A-SXUBHD-T equivalent, key selection criteria include quad-SPI timing compliance, 100,000 program/erase endurance, OTP security register support, continuous read wrap modes, and industrial temperature range (-40 °C to +85 °C) operation.
Technical Context
The AT25SF128A-SXUBHD-T implements a flexible SPI command set with mode 0/3 compatibility and dynamic I/O reconfiguration: SI/SO serve as single-bit I/O, then become I/O0/I/O1 in dual/quad modes, while WP and HOLD transition to I/O2/I/O3 only when the non-volatile Quad Enable (QE) bit in Status Register 2 is set - factory-default disabled for AT25SF128A variants.
Its architecture enables XiP via continuous read (8/16/32/64-byte wrap), fast quad output (6Bh) and quad I/O (EBh/E7h) commands, and erase/program suspend-resume functionality - all coordinated through three status registers with configurable protection, SFDP support, and JEDEC-standard ID response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 Mbit (16 MB); sufficient for firmware images in mid-tier MCU-based edge devices. |
| Read Speed | Up to 133 MHz at 85 °C; enables sub-100 ns effective access time in quad I/O mode for real-time XiP. |
| Erase Time (4 kB block) | 70 ms typical; allows rapid field firmware updates without excessive downtime. |
| Endurance | 100,000 program/erase cycles; supports robust over-the-air (OTA) update logging in industrial gateways. |
| Data Retention | 20 years at 85 °C; ensures long-term reliability in sealed industrial enclosures without active cooling. |
| Supply Voltage | 2.7 V to 3.6 V single supply; compatible with 3.3 V logic domains and brown-out tolerant power rails. |
| Operating Temp | -40 °C to +85 °C industrial grade; validated for deployment in programmable logic controllers and motor drives. |
Pinout & Package
AT25SF128A-SXUBHD-T uses an 8-pin W-SOIC (208-mil) package with gull-wing leads, 1.27 mm pitch, and RoHS-compliant green finish. Pin 1 marked by notch or dot; body dimensions 5.3 mm × 5.3 mm × 1.75 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select input | Active-low enable; must fall after stable VCC to initiate valid command sequence; internal pull-up not present. |
| SO / I/O1 | Serial output / Quad I/O bidirectional | Outputs data on falling SCK edge in standard mode; becomes bidirectional I/O1 in dual/quad modes. |
| WP / I/O2 | Write protect input / Quad I/O bidirectional | Hardware write lock for status registers when QE = 0; functions as I/O2 only when QE = 1 (factory default: QE = 0). |
| GND | Ground reference | Common return path for VCC; requires low-inductance connection to minimize noise during high-speed reads. |
| VCC | Core & I/O supply | Single 2.7–3.6 V rail; decoupling capacitor (0.1–1 µF) required near pins for AC stability at >80 MHz. |
| HOLD / I/O3 | Transfer pause input / Quad I/O bidirectional | Pauses ongoing SPI transfer without resetting state; functions as I/O3 only when QE = 1 (factory default: QE = 0). |
| SCK | Serial clock input | Drives all timing; data latched on rising edge, output shifted on falling edge; max frequency 133 MHz. |
| SI / I/O0 | Serial input / Quad I/O bidirectional | Receives commands/addresses/data on rising SCK edge; becomes bidirectional I/O0 in dual/quad modes. |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O Fast Read (EBh) | Enables 4-bit-per-cycle data fetch; reduces instruction fetch latency by ~75% vs standard SPI in XiP applications. |
| Continuous Read Mode | Supports 8/16/32/64-byte wrap; eliminates repeated command overhead for sequential code execution. |
| Three 256-byte OTP Security Registers | Stores immutable keys or calibration data; prevents unauthorized firmware cloning or parameter tampering. |
| Erase/Program Suspend-Resume | Allows high-priority interrupt service without aborting background flash operations - critical for real-time OS coexistence. |
| User-Configurable I/O Drive Strength | Adjusts output slew rate via DRV1/DRV0 bits; mitigates EMI in noisy industrial bus environments. |
Applications
| Industrial PLC Firmware Storage | Medical Device Boot Memory |
|---|---|
Use Scenario: Stores ladder logic firmware and configuration tables in DIN-rail mounted programmable logic controllers operating continuously in factory environments. IC Role / Device Role / Timing Role: Primary nonvolatile boot memory enabling XiP execution of real-time control tasks directly from flash. Use Value: 133 MHz quad read speed and 20-year data retention ensure deterministic startup and long-term field reliability without refresh. | Use Scenario: Holds certified bootloader and diagnostic firmware in Class II medical infusion pumps requiring traceable, tamper-resistant memory. IC Role / Device Role / Timing Role: Secure, qualified flash storage with OTP registers for cryptographic key binding and regulatory audit logs. Use Value: Three 256-byte OTP registers and JEDEC-standard ID provide hardware-enforced uniqueness and revision traceability per unit. |
| Smart Energy Meter Code Storage | Automotive ADAS Camera Module |
Use Scenario: Stores firmware and tariff tables in ANSI C12.22-compliant smart electricity meters deployed in outdoor utility cabinets. IC Role / Device Role / Timing Role: Industrial-grade serial flash providing secure, low-power firmware persistence across wide ambient temperature swings. Use Value: -40 °C to +85 °C rating and 13 µA standby current extend battery backup life during grid outages. | Use Scenario: Hosts image processing firmware and calibration data in rear-view camera modules operating under automotive hood conditions. IC Role / Device Role / Timing Role: High-speed NOR flash supporting fast boot and runtime code updates via CAN FD diagnostics. Use Value: 100,000-cycle endurance and 120 MHz read at 105 °C meet AEC-Q100 Grade 2 requirements for under-hood thermal resilience. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q128JVSIM | Same density, 3.3 V, 133 MHz quad read, but lacks OTP security registers and SFDP v1.6 support. | Acceptable for cost-sensitive consumer IoT where security is software-managed. | Select if OTP and JEDEC SFDP are non-critical; verify hold timing compatibility with host controller. |
| Macronix MX25L12835FZC-10G | 104 MHz max read speed, no continuous read wrap, 10-year retention at 85 °C, same 8-pin SOIC footprint. | Suitable for legacy industrial designs where XiP latency is less constrained. | Choose when lower speed and reduced retention are acceptable; confirm QE bit behavior matches AT25SF128A factory default. |
Compared with W25Q128JVSIM and MX25L12835FZC-10G, the AT25SF128A-SXUBHD-T uniquely combines factory-configured QE=0 for safe legacy SPI migration, integrated OTP security, and 20-year data retention - making it optimal for safety-critical industrial firmware storage where long-term integrity and hardware-rooted trust are mandatory.
Availability
AT25SF128A-SXUBHD-T is available at Aetrix Electronics and suitable for industrial PLC firmware storage, medical device boot memory, and smart energy meter code storage requiring stable component supply, full traceability, and long-lifecycle support.
Supply support for AT25SF128A-SXUBHD-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering trusted microcontrollers, analog, power, and memory solutions for industrial, automotive, and enterprise applications.
The AT25SF128A-SXUBHD-T belongs to Renesas' AT25SF/QF serial flash product line, engineered specifically for high-reliability embedded systems demanding secure, fast, and long-life nonvolatile code storage with seamless SPI-to-Quad I/O scalability.
FAQ
What is the factory default Quad Enable (QE) bit setting for AT25SF128A-SXUBHD-T?
The AT25SF128A-SXUBHD-T ships with the Quad Enable (QE) bit in Status Register 2 set to 0, disabling quad-SPI I/O functionality by default. This ensures backward compatibility with standard SPI hosts without requiring firmware changes. The QE bit can be permanently enabled via Write Status Register command if quad mode is needed, and AT25SF128A-SXUBHD-T supports both configurations without hardware modification.
Does AT25SF128A-SXUBHD-T support execute-in-place (XiP) operation?
Yes, AT25SF128A-SXUBHD-T supports eXecute-in-Place (XiP) through optimized features including continuous read mode (with 8/16/32/64-byte wrap), quad output (6Bh) and quad I/O (EBh/E7h) commands, and up to 133 MHz read speed at 85 °C. These capabilities reduce instruction fetch latency and eliminate the need to copy code to RAM before execution - a key requirement for resource-constrained microcontrollers using AT25SF128A-SXUBHD-T as primary boot memory.
How many one-time programmable (OTP) security registers does AT25SF128A-SXUBHD-T include?
AT25SF128A-SXUBHD-T includes three 256-byte One-Time Programmable (OTP) security registers, totaling 768 bytes of immutable storage. These registers are used to store cryptographic keys, device-specific calibration data, or firmware signature hashes. Once programmed, their contents cannot be altered - providing hardware-enforced security for anti-cloning and firmware authentication in AT25SF128A-SXUBHD-T-based systems.
What is the maximum operating temperature specification for AT25SF128A-SXUBHD-T?
The AT25SF128A-SXUBHD-T is rated for industrial temperature operation from -40 °C to +85 °C. Its electrical characteristics, including 133 MHz read speed and 100,000 program/erase cycles, are fully guaranteed across this range. Data retention is specified at 20 years at 85 °C, making AT25SF128A-SXUBHD-T suitable for sealed, fanless industrial enclosures where passive thermal management is used.
Is AT25SF128A-SXUBHD-T pin-compatible with other 8-pin SOIC serial flash devices?
AT25SF128A-SXUBHD-T uses a standard 8-lead, 208-mil wide SOIC package with industry-standard pinout (CS, SO, WP, GND, VCC, HOLD, SCK, SI), matching JEDEC MS-012AC. While mechanical pin compatibility exists with many 8-pin SPI flash devices, functional compatibility depends on command set alignment, status register layout, and QE bit behavior - AT25SF128A-SXUBHD-T's factory-default QE=0 differs from some competitors' QE=1 default, requiring verification before drop-in replacement.
AT25SF128A-SXUBHD-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR (SLC)
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 120 MHz
- Write Cycle Time - Word, Page:
- 50µs, 2.4ms
- Access Time:
- 7 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
AT25SF128A-SXUBHD-T FAQ
1.How can I place an order for AT25SF128A-SXUBHD-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25SF128A-SXUBHD-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25SF128A-SXUBHD-T reliable?
The price and inventory of AT25SF128A-SXUBHD-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25SF128A-SXUBHD-T is usually 5 days.
3.What payment methods are accepted for AT25SF128A-SXUBHD-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25SF128A-SXUBHD-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25SF128A-SXUBHD-T?
AT25SF128A-SXUBHD-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25SF128A-SXUBHD-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25SF128A-SXUBHD-T?
For technical support, including AT25SF128A-SXUBHD-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25SF128A-SXUBHD-T requirements.
6.How does Aetrix verify that AT25SF128A-SXUBHD-T is sourced from the original manufacturer or authorized distributors?
All AT25SF128A-SXUBHD-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25SF128A-SXUBHD-T meets industry standards.
7.What is the process for return or replacement of AT25SF128A-SXUBHD-T?
All AT25SF128A-SXUBHD-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25SF128A-SXUBHD-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25SF128A-SXUBHD-T part is unused and in its original packaging.
Return procedure for AT25SF128A-SXUBHD-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25SF128A-SXUBHD-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
