My Inquiry
My Account
Renesas AT25SF128A-SXUB-T
- Part No.:
- AT25SF128A-SXUB-T
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT25SF128A-SXUB-T.pdf
- Description:
- IC FLASH 128MBIT SPI/QUAD 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25SF128A-SXUB-T from Renesas Electronics is a 128-Mbit Serial NOR Flash memory IC supporting SPI modes 0/3, dual I/O (1-1-2), and quad I/O (1-4-4, 0-4-4) interfaces. It delivers up to 133 MHz read speed at 85 °C, features 4 kB/32 kB/64 kB block erase (70/150/250 ms typ), and supports eXecute-in-Place (XiP) via continuous read mode - used for boot code storage and firmware execution in industrial microcontroller systems.
For engineers reviewing the AT25SF128A-SXUB-T datasheet, AT25SF128A-SXUB-T pinout, AT25SF128A-SXUB-T application, or AT25SF128A-SXUB-T equivalent, key selection criteria include quad-SPI timing compliance, 2.7–3.6 V single-supply operation, OTP security register support, deep power-down current (2 µA), and industrial temperature range (-40 °C to 85 °C) suitability for embedded control and edge IoT devices.
Technical Context
The AT25SF128A-SXUB-T implements a standard SPI interface with configurable dual- and quad-I/O modes enabled via non-volatile Quad Enable (QE) bit in Status Register 2. Its architecture supports XiP-optimized continuous read with wrap lengths of 8/16/32/64 bytes and full command set compatibility across standard, dual, and quad protocols.
It integrates three 256-byte One-Time Programmable (OTP) security registers, SFDP register for parameter discovery, and flexible memory protection using user-definable protected regions controlled by WP pin or status register bits - all operating within a single 2.7–3.6 V supply without auxiliary voltage rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 Mbit (16 MB) - sufficient for full MCU boot images and firmware updates in resource-constrained embedded systems. |
| Read Speed | Up to 133 MHz at 85 °C - enables low-latency instruction fetch for XiP applications without external RAM buffering. |
| Erase Time (4 kB block) | 70 ms typical - allows rapid field firmware patching with minimal system downtime. |
| Page Program Time | 0.6 ms typical - supports efficient incremental configuration data writes during runtime. |
| Endurance | 100,000 program/erase cycles - validated for long-term use in industrial logging and parameter storage. |
| Data Retention | 20 years at 85 °C - ensures reliable firmware persistence over product lifetime in harsh thermal environments. |
| Supply Voltage | 2.7 V to 3.6 V - compatible with common 3.3 V logic domains and eliminates need for level-shifting circuitry. |
Pinout & Package
AT25SF128A-SXUB-T is packaged in an 8-pin W-SOIC (208-mil) with gull-wing leads, RoHS-compliant and halogen-free. Pin functions are electrically defined per JEDEC MS-012, with internal pull-ups on WP and HOLD pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select input | Active-low enable signal; must fall before any command; requires external 10 kΩ pull-up to VCC for robust power-up sequencing. |
| SO / I/O1 | Serial output / quad I/O | Output-only in standard SPI; bidirectional I/O1 in dual/quad modes - carries read data and address/command bits during high-speed transfers. |
| WP / I/O2 | Write protect / quad I/O | Hardware write-protection when QE = 0; becomes I/O2 in quad mode; internally pulled high - may float if unused. |
| GND | Ground reference | Common return path for VCC and all I/O signals; requires low-inductance connection to PCB ground plane. |
| VCC | Power supply | Single 2.7–3.6 V supply powering core and I/O; requires local 0.1–1 µF low-ESR decoupling capacitor near package pins. |
| HOLD / I/O3 | Transfer hold / quad I/O | Pauses ongoing SPI transfer without resetting clock state when QE = 0; becomes I/O3 in quad mode; internally pulled high. |
| SCK | Serial clock input | Master-generated clock; data latched on rising edge, output shifted on falling edge - defines maximum interface timing budget. |
| SI / I/O0 | Serial input / quad I/O | Command/address/data input in standard SPI; bidirectional I/O0 in dual/quad modes - critical for command initiation and address loading. |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O (1-4-4, 0-4-4) support | Enables 4× data throughput vs standard SPI - reduces boot time and improves real-time firmware update responsiveness. |
| Continuous Read Mode with Wrap | Eliminates repeated command overhead during sequential code fetch - essential for deterministic XiP performance in safety-critical MCUs. |
| Erase/Program Suspend & Resume | Allows background operations to be paused for higher-priority interrupts - maintains system responsiveness during flash maintenance. |
| 3 × 256-byte OTP Security Registers | Stores immutable keys, certificates, or calibration data - prevents unauthorized firmware cloning or tampering in certified industrial devices. |
| User-configurable I/O Drive Strength | Adjusts output slew rate via status register bits - mitigates EMI and signal integrity issues on long or noisy PCB traces. |
Applications
| Industrial PLC Firmware Storage | Edge IoT Sensor Node Boot Memory |
|---|---|
Use Scenario: Stores ladder logic firmware and configuration parameters in programmable logic controllers deployed in factory automation environments with wide ambient temperature swings. IC Role / Device Role / Timing Role: Primary non-volatile boot memory executing code directly via XiP; provides deterministic instruction fetch timing under -40 °C to 85 °C conditions. Use Value: Eliminates external RAM dependency for boot, reduces BOM cost and board space, and ensures 20-year firmware retention despite thermal cycling. | Use Scenario: Holds sensor fusion algorithms and OTA update payloads in battery-powered environmental monitoring nodes operating unattended for years. IC Role / Device Role / Timing Role: Low-power serial flash providing secure firmware storage with deep power-down (2 µA) and quad-SPI fast read for rapid wake-and-execute sequences. Use Value: Extends battery life via ultra-low standby current while enabling sub-100 ms firmware validation and execution after wake-up. |
| Medical Diagnostic Device Configuration | Automotive ADAS Camera Module Code Storage |
Use Scenario: Stores calibrated imaging profiles and regulatory-compliant diagnostic routines in portable ultrasound and ECG equipment requiring traceable firmware versions. IC Role / Device Role / Timing Role: Secure, OTP-backed configuration memory with write protection enforced via WP pin and status register lock bits. Use Value: Prevents accidental or malicious reprogramming of clinical settings - meets IEC 62304 software lifecycle requirements. | Use Scenario: Hosts camera ISP firmware and calibration data in automotive surround-view systems where vibration, heat, and EMI demand high reliability. IC Role / Device Role / Timing Role: High-speed quad-SPI flash supporting real-time image processing pipeline boot with 133 MHz read bandwidth at junction temperatures up to 105 °C. Use Value: Enables <1 s cold-boot time for ADAS features while maintaining AEC-Q100 Grade 2 qualification through extended temperature operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial NOR flash applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q128JVSIM | Same density (128 Mbit), 3.3 V supply, quad-SPI, but lacks OTP registers and SFDP support; max read speed 104 MHz at 85 °C. | Lower security assurance for firmware integrity; no standardized parameter discovery - requires manual register mapping. | Select when cost sensitivity outweighs need for OTP security and auto-configurable timing parameters. |
| Micron MT25QL128ABA8E12-0SIT | Identical 128 Mbit density, 3.3 V, quad-SPI, SFDP, and OTP registers; rated for -40 °C to 105 °C extended temp range. | Supports higher ambient temperature operation; slightly higher active current (12 mA vs 10 mA typ). | Prefer for automotive or extended-temp industrial designs where 105 °C operation is mandatory. |
Compared with W25Q128JVSIM, AT25SF128A-SXUB-T offers superior XiP performance and hardware security; versus MT25QL128ABA8E12-0SIT, it trades extended temperature rating for lower active power and identical feature set at industrial grade.
Availability
AT25SF128A-SXUB-T is available at Aetrix Electronics and suitable for industrial control systems, edge IoT gateways, and medical diagnostics equipment requiring stable component supply, long-term firmware retention, and secure boot capability.
Supply support for AT25SF128A-SXUB-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering trusted microcontrollers, analog, power, and memory solutions for industrial, automotive, and enterprise applications.
The AT25SF128A-SXUB-T belongs to Renesas' Serial Flash family designed specifically for high-reliability, low-power, and secure code storage in resource-constrained embedded systems - emphasizing XiP readiness, robust data retention, and integrated security primitives.
FAQ
What is the default Quad Enable (QE) bit state for AT25SF128A-SXUB-T at power-up?
The AT25SF128A-SXUB-T ships from the factory with the Quad Enable (QE) bit in Status Register 2 set to 0, meaning quad-SPI mode is disabled by default. This differs from the AT25QF128A variant, which ships with QE = 1. To enable quad I/O, the QE bit must be explicitly programmed via Write Status Register command - AT25SF128A-SXUB-T requires this step before issuing quad commands like EBh or 6Bh.
Does AT25SF128A-SXUB-T support execute-in-place (XiP) operation, and what features enable it?
Yes, AT25SF128A-SXUB-T supports eXecute-in-Place (XiP) operation. Key enablers include continuous read mode (with 8/16/32/64-byte wrap), quad-SPI interface (1-4-4, 0-4-4) for high bandwidth, and up to 133 MHz read speed at 85 °C. These features eliminate command overhead and maximize instruction fetch throughput - allowing microcontrollers to execute code directly from AT25SF128A-SXUB-T without copying to RAM.
How many One-Time Programmable (OTP) security registers does AT25SF128A-SXUB-T include, and what is their size?
AT25SF128A-SXUB-T includes three independent 256-byte One-Time Programmable (OTP) security registers. Each register can be individually erased and programmed once, making them suitable for storing cryptographic keys, device-specific calibration data, or immutable firmware signatures - ensuring tamper-resistant identity and secure boot integrity in certified industrial systems.
What is the deep power-down current specification for AT25SF128A-SXUB-T, and how is it activated?
The deep power-down current for AT25SF128A-SXUB-T is 2 µA (typical). It is activated by issuing the Deep Power-Down command (B9h) while CS is low and SCK is stable. In this state, the device consumes minimal current and retains all memory contents; recovery requires a CS high-to-low transition followed by Release Power-Down command (ABh) before normal operation resumes.
Which package type corresponds to the suffix '-SXUB-T' in AT25SF128A-SXUB-T?
The '-SXUB-T' suffix denotes the 8-pad W-SOIC (208-mil) package - a wide-body, surface-mount SOIC with gull-wing leads, measuring 5.3 mm × 5.3 mm × 1.75 mm. This package is RoHS-compliant, halogen-free, and optimized for automated assembly in industrial PCBs requiring mechanical robustness and thermal stability.
AT25SF128A-SXUB-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH - NOR (SLC)
- Memory Size:
- 128Mbit
- Memory Organization:
- 16M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 133 MHz
- Write Cycle Time - Word, Page:
- 50µs, 2.4ms
- Access Time:
- 7 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
AT25SF128A-SXUB-T FAQ
1.How can I place an order for AT25SF128A-SXUB-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25SF128A-SXUB-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25SF128A-SXUB-T reliable?
The price and inventory of AT25SF128A-SXUB-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25SF128A-SXUB-T is usually 5 days.
3.What payment methods are accepted for AT25SF128A-SXUB-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25SF128A-SXUB-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25SF128A-SXUB-T?
AT25SF128A-SXUB-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25SF128A-SXUB-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25SF128A-SXUB-T?
For technical support, including AT25SF128A-SXUB-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25SF128A-SXUB-T requirements.
6.How does Aetrix verify that AT25SF128A-SXUB-T is sourced from the original manufacturer or authorized distributors?
All AT25SF128A-SXUB-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25SF128A-SXUB-T meets industry standards.
7.What is the process for return or replacement of AT25SF128A-SXUB-T?
All AT25SF128A-SXUB-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25SF128A-SXUB-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25SF128A-SXUB-T part is unused and in its original packaging.
Return procedure for AT25SF128A-SXUB-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25SF128A-SXUB-T Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
