Renesas AT25XE161D-UUN-T
- Part No.:
- AT25XE161D-UUN-T
- Manufacturer:
- Renesas
- Category:
- Memory
- Package:
- 8-XFBGA, WLCSP
- Datasheet:
-
AT25XE161D-UUN-T.pdf
- Description:
- IC FLASH 16MBIT SPI/QUAD 8WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,363
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT25XE161D from Renesas Electronics is a 16-Mbit SPI serial flash memory IC supporting quad I/O, XiP (eXecute-in-Place), and flexible erase architecture (256-byte page to 64-kByte block). It operates from 1.65 V to 3.6 V, delivers up to 133 MHz read speed in 1-4-4 mode, and features active status interrupt, RMW command for SRAM-like writes, and ultra-low 7 nA deep power-down current. It is used in embedded boot code storage, firmware updates, and data logging in battery-powered IoT edge nodes.
For engineers reviewing the AT25XE161D datasheet, AT25XE161D pinout, AT25XE161D application, or AT25XE161D equivalent, key selection criteria include multi-I/O timing compatibility (1-1-2/1-1-4/1-4-4/0-4-4), JEDEC SFDP support for auto-configuration, OTP security register availability, and verified endurance (100,000 P/E cycles) with 20-year data retention at +85 °C.
Technical Context
The AT25XE161D implements a dual-bus interface: standard SPI control lines (CS, SCK, SI, SO) plus four configurable I/O pins (I/O0–I/O3) enabling true quad I/O and XiP operation. Its internal 256-byte SRAM buffer supports sequential programming and buffer-to-memory transfers without prior erase.
Memory architecture includes six programmable status registers (SR1–SR6), individual block lock/unlock commands (36h/39h), global protection (7Eh/98h), and hardware reset via dedicated HOLD/RESET pin or JEDEC-standard reset sequence. Power management integrates three low-power states: standby (30 µA), deep power-down (8.2 µA), and ultra-deep power-down (7 nA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 16 Mbit (2 MB) - sufficient for full MCU boot image + firmware + configuration data in compact embedded systems |
| Supply Voltage Range | 1.65 V – 3.6 V - enables direct integration with 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters |
| Max Clock Frequency | 133 MHz in 1-4-4 mode - achieves ~66.5 MB/s effective read bandwidth for real-time XiP execution |
| Erase Granularity | 256-byte page erase - minimizes write latency and wear when updating small configuration or sensor log entries |
| Endurance & Retention | 100,000 program/erase cycles / 20 years data retention at +85 °C - validated for industrial-grade field deployment |
| Low-Power Currents | 7 nA UDPD / 30 µA standby - extends battery life in always-on sensor nodes and wearable devices |
| Security Features | 3 × 128-byte OTP registers + factory UID - supports secure boot key storage and device identity binding |
Pinout & Package
AT25XE161D-UUN-T uses an 8-pad Ultra-thin DFN package (2 mm × 3 mm × 0.6 mm), RoHS-compliant, with wettable flank leads for automated optical inspection (AOI) during SMT assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable for SPI command/data transfer; must be deasserted between operations to avoid bus contention |
| SCK | Serial Clock | Master-generated clock synchronizing all SPI transactions; supports up to 133 MHz in quad I/O modes |
| SI (I/O0) | Serial Input / Quad I/O Lane 0 | Primary data input in standard SPI; becomes bidirectional I/O0 in dual/quad modes for address/data multiplexing |
| SO (I/O1) | Serial Output / Quad I/O Lane 1 | Primary data output in standard SPI; becomes bidirectional I/O1 in dual/quad modes |
| WP (I/O2) | Write Protect / Quad I/O Lane 2 | Hardware write-protection when held low; functions as I/O2 in quad I/O/XiP modes |
| HOLD/RESET (I/O3) | Hold or Hardware Reset / Quad I/O Lane 3 | Pauses ongoing transfer (HOLD) or triggers JEDEC reset (RESET); serves as I/O3 in quad I/O/XiP modes |
| VCC | Power Supply | 1.65–3.6 V core supply; decoupling capacitor required per datasheet layout guidelines |
| GND | Ground | Reference for all I/O and internal circuitry; requires low-impedance connection to minimize noise coupling |
Key Features
| Feature | Design Value |
|---|---|
| Quad I/O & XiP Support (1-4-4 / 0-4-4) | Enables direct code execution from flash without RAM copy, reducing BOM cost and boot time in resource-constrained MCUs |
| Read-Modify-Write (RMW) Command (0Ah) | Performs atomic byte-level update in single command-eliminates need for external SRAM buffer in EEPROM-emulation use cases |
| Active Status Interrupt (25h) | Asserts host interrupt on RDY/BSY flag transition-removes polling overhead and improves system responsiveness during erase/program |
| Erase/Program Suspend & Resume (75h/B0h, 7Ah/D0h) | Allows high-priority read access during background erase/program-critical for real-time data logging with concurrent firmware updates |
| User-Configurable I/O Drive Strength | Adjusts output drive to match PCB trace impedance and reduce EMI-enables reliable operation across varied board stackups |
Applications
| Industrial PLC Firmware Storage | Medical Wearable Sensor Logging |
|---|---|
Use Scenario: Storing and updating ladder logic firmware and calibration tables in programmable logic controllers with field-upgrade capability. IC Role / Device Role / Timing Role: Non-volatile program memory with XiP support and 256-byte page erase for incremental firmware patching. Use Value: Enables zero-downtime firmware updates via partial block reprogramming, reducing maintenance window by >90% vs. full-chip erase. | Use Scenario: Capturing continuous physiological sensor data (ECG, SpO₂) in battery-powered wearable patches with multi-week runtime. IC Role / Device Role / Timing Role: Low-power data logger using ultra-deep power-down (7 nA) between sampling intervals and RMW for timestamp updates. Use Value: Extends coin-cell battery life to 18 months while maintaining atomic write integrity for critical health records. |
| Automotive ADAS Boot Image | Smart Home Gateway OTA Storage |
Use Scenario: Holding boot code and safety-critical initialization routines for vision processors in advanced driver assistance systems. IC Role / Device Role / Timing Role: High-reliability boot memory with 100K-cycle endurance, -40 °C to +85 °C operation, and hardware reset recovery. Use Value: Meets AEC-Q100 Grade 3 requirements for automotive ambient temperature range and ensures deterministic boot within 50 ms. | Use Scenario: Storing signed firmware images and rollback partitions for over-the-air updates in residential Wi-Fi gateways. IC Role / Device Role / Timing Role: Secure storage with 3×128-byte OTP registers for public key storage and factory-programmed UID for device attestation. Use Value: Prevents unauthorized firmware injection by binding cryptographic keys to immutable hardware identity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial flash memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W25Q16JW | 16 Mbit, 1.7–2.0 V or 2.7–3.6 V dual voltage range; no 1.65 V support; lacks RMW command and active status interrupt | Requires separate voltage regulator for 1.8 V domain; no hardware interrupt for RDY/BSY, increasing CPU polling load | Select if operating strictly at 1.8 V or 3.3 V and interrupt-driven design is not required |
| Micron MT25QL128ABA | 128 Mbit density; supports 133 MHz quad I/O but no XiP 0-4-4 mode; includes octal DTR support not present in AT25XE161D | Over-specified memory capacity for boot code; lacks continuous-read XiP optimization for low-latency instruction fetch | Select only when >16 Mbit capacity is needed and octal interface compatibility is prioritized over XiP efficiency |
Compared with W25Q16JW and MT25QL128ABA, the AT25XE161D uniquely combines 1.65 V minimum supply, RMW command, active status interrupt, and true 0-4-4 XiP mode-making it optimal for ultra-low-power, interrupt-driven, and space-constrained embedded boot and logging applications.
Availability
AT25XE161D-UUN-T is available at Aetrix Electronics and suitable for industrial PLC firmware storage, medical wearable sensor logging, and automotive ADAS boot image storage requiring stable component supply across extended product lifecycles.
Supply support for AT25XE161D-UUN-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and memory solutions for industrial, automotive, and IoT markets.
The AT25XE161D belongs to Renesas' AT25XE family of low-voltage, multi-I/O serial flash memories designed specifically for energy-efficient, space-constrained embedded systems requiring fast XiP, robust data logging, and secure firmware storage.
FAQ
What is the minimum supply voltage supported by the AT25XE161D-UUN-T?
The AT25XE161D-UUN-T supports a minimum supply voltage of 1.65 V, enabling direct interface with 1.8 V I/O domains without level-shifting circuitry. This specification is validated across the full industrial temperature range (−40 °C to +85 °C) and is critical for battery-powered applications where brown-out conditions may occur. The device remains fully functional-including all I/O modes and status register access-at this voltage.
Does the AT25XE161D-UUN-T support execute-in-place (XiP) operation, and what modes are available?
Yes, the AT25XE161D-UUN-T supports eXecute-in-Place (XiP) operation via two dedicated command formats: 1-4-4 (command + 4-bit address + 4-bit data) and 0-4-4 (no command opcode, continuous 4-bit data reads after initial setup). These modes eliminate instruction fetch latency by allowing the host processor to directly execute code from flash memory, significantly reducing boot time and external RAM requirements in resource-limited designs.
How does the Read-Modify-Write (RMW) command (0Ah) function in the AT25XE161D-UUN-T?
The AT25XE161D-UUN-T implements the RMW command (0Ah) to perform atomic byte-level updates in a single SPI transaction-emulating EEPROM behavior without requiring external buffering. Internally, the device reads the target page into its 256-byte SRAM buffer, modifies the specified byte(s), erases the page, and rewrites the updated content. This eliminates race conditions during partial-page updates and is essential for reliable configuration storage and data logging.
What power-saving modes does the AT25XE161D-UUN-T offer, and what are their typical current draws?
The AT25XE161D-UUN-T provides three low-power states: standby (30 µA typical), deep power-down (DPD, 8.2 µA typical), and ultra-deep power-down (UDPD, 7 nA typical). DPD and UDPD are entered via dedicated commands (B9h and 79h) and exited using ABh with device ID verification. These modes are fully characterized across temperature and voltage ranges, making them suitable for battery-operated devices requiring multi-year shelf life or intermittent wake-up operation.
Can the AT25XE161D-UUN-T be used in automotive applications, and what qualifications does it meet?
The AT25XE161D-UUN-T operates across −40 °C to +85 °C and meets RoHS compliance and JEDEC standards for serial flash memory, but it is not AEC-Q100 qualified. For automotive applications requiring qualification, Renesas offers the pin-compatible AT25XE161D-AU variant (AEC-Q100 Grade 3). The AT25XE161D-UUN-T is suitable for non-safety-critical automotive subsystems such as infotainment UI storage or gateway OTA staging-provided system-level validation confirms reliability under vehicle-specific thermal and EMC conditions.
AT25XE161D-UUN-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-XFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FLASH
- Technology:
- FLASH
- Memory Size:
- 16Mbit
- Memory Organization:
- 2M x 8
- Memory Interface:
- SPI - Quad I/O
- Clock Frequency:
- 104 MHz
- Write Cycle Time - Word, Page:
- 20µs, 12ms
- Access Time:
- -
- Voltage - Supply:
- 1.65V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WLCSP (1.77x1.74)
AT25XE161D-UUN-T FAQ
1.How can I place an order for AT25XE161D-UUN-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT25XE161D-UUN-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT25XE161D-UUN-T reliable?
The price and inventory of AT25XE161D-UUN-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT25XE161D-UUN-T is usually 5 days.
3.What payment methods are accepted for AT25XE161D-UUN-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT25XE161D-UUN-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT25XE161D-UUN-T?
AT25XE161D-UUN-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT25XE161D-UUN-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT25XE161D-UUN-T?
For technical support, including AT25XE161D-UUN-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT25XE161D-UUN-T requirements.
6.How does Aetrix verify that AT25XE161D-UUN-T is sourced from the original manufacturer or authorized distributors?
All AT25XE161D-UUN-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT25XE161D-UUN-T meets industry standards.
7.What is the process for return or replacement of AT25XE161D-UUN-T?
All AT25XE161D-UUN-T units undergo pre-shipment inspection (PSI). If there is an issue with AT25XE161D-UUN-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT25XE161D-UUN-T part is unused and in its original packaging.
Return procedure for AT25XE161D-UUN-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT25XE161D-UUN-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

