Microchip Technology AT27C020-10JC
- Part No.:
- AT27C020-10JC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT27C020-10JC.pdf
- Description:
- IC EPROM 2MBIT PARALLEL 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:2,802
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT27C020-10JC from Atmel is a 256K × 8-bit, one-time programmable EPROM with 55ns read access time, 5V ±10% supply operation, and JEDEC-standard 32-lead PDIP packaging. It delivers low active current (25mA max at 5MHz) and ultra-low standby current (100µA max), enabling reliable firmware storage in industrial microprocessor systems without wait states.
For engineers reviewing the AT27C020-10JC datasheet, AT27C020-10JC pinout, AT27C020-10JC application, or AT27C020-10JC equivalent, key selection criteria include verified 55ns tACC timing, CMOS/TTL compatibility, rapid 100µs/byte programming, integrated product identification code, and industrial temperature range (-40°C to +85°C) support.
Technical Context
The AT27C020-10JC implements a parallel-addressed OTP EPROM architecture with dual-line control (CE and OE) for bus contention avoidance. Its address space spans A0–A17 (18-bit), supporting full 256K-byte random access with output data on O0–O7.
Programming requires VPP = 12.0V ±0.5V applied to pin 1, while read mode operates solely from 5V. The device integrates an on-chip product ID code (0x1E for manufacturer, 0x86 for device type), accessed via A9 high-voltage strobe and A0 toggle - a feature used by standard programmers to auto-select algorithms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 256K × 8-bit (2,097,152 bits), enabling full firmware image storage for 8-bit/16-bit MCUs |
| Read access time | 55ns maximum (tACC), eliminating WAIT states in 5MHz Z80, 8051, or 68K-based systems |
| Supply voltage | 5V ±10%, compatible with legacy TTL/CMOS logic rails without regulation overhead |
| Active current | 25mA max at 5MHz, limiting power dissipation in dense memory arrays |
| Standby current | 100µA max, supporting low-power hold modes in battery-backed or intermittent-read systems |
| ESD protection | 2,000V HBM, ensuring robustness during manual handling and board assembly |
| Latchup immunity | 200mA, preventing destructive latchup under transient overvoltage conditions |
Pinout & Package
AT27C020-10JC is supplied in a 32-lead plastic dual inline package (PDIP), 0.600" wide, JEDEC MS-016 compliant, with 0.100" lead pitch and through-hole mounting.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A17 | Address inputs | 18-bit address bus interface; fully decoded to select one of 256K bytes |
| O0–O7 | Data outputs | 8-bit bidirectional data bus outputs (TTL/CMOS-compatible, VOH ≥2.4V, VOL ≤0.4V) |
| CE | Chip enable | Active-low global enable; must be stable before address setup to meet tCES ≥2µs |
| OE | Output enable | Active-low output gate; controls data bus float timing (tDF ≤20ns) |
| PGM | Program strobe | Active-low programming pulse input; requires 100µs ±5% width at VPP = 12.0V |
| VPP | Programming voltage | 12.0V ±0.5V input for byte programming; must be applied simultaneously with or after VCC |
| VCC | Power supply | 5V ±10% main supply; powers read logic and internal decoders |
| GND | Ground reference | Signal and power return; requires local 0.1µF ceramic bypass per device |
Key Features
| Feature | Design Value |
|---|---|
| Rapid programming algorithm | 100µs/byte typical programming time with auto-verify loop, reducing production burn-in cycle time |
| Integrated product ID code | Manufacturer ID (0x1E) and device ID (0x86) accessible via A9/A0 high-voltage protocol, enabling programmer auto-detection |
| Two-line control architecture | Independent CE and OE pins allow flexible bus arbitration and partial decoding schemes in multi-device systems |
| Industrial temperature range | -40°C to +85°C operation, validated for use in factory automation controllers and motor drive firmware storage |
| Green packaging option | Pb/halide-free PDIP construction compliant with RoHS Directive 2011/65/EU |
Applications
| Industrial PLC Firmware Storage | Legacy MCU Boot ROM |
|---|---|
Use Scenario: Storing fixed ladder logic and I/O mapping tables in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile boot memory providing immediate instruction fetch upon power-up with no initialization delay. Use Value: 55ns tACC ensures zero-wait-state execution on 8MHz 80C188EX CPUs, improving scan cycle consistency. |
Use Scenario: Hosting immutable startup code and hardware initialization routines for 8-bit microcontrollers in medical diagnostic instruments. IC Role / Device Role / Timing Role: OTP EPROM serving as secure, tamper-resistant boot ROM with no risk of accidental reprogramming. Use Value: 100µA max ISB enables >10-year shelf life in battery-buffered systems where firmware integrity is safety-critical. |
| Automotive ECU Calibration Data | Test Equipment Microcode Storage |
Use Scenario: Holding engine calibration maps and sensor compensation coefficients in Tier-1 automotive body control modules. IC Role / Device Role / Timing Role: Read-only configuration memory accessed during cold-start sequence prior to CAN initialization. Use Value: -40°C to +125°C qualified variant (AT27C020-10JU) supports under-hood operation; this PDIP version covers cabin-mounted ECUs. |
Use Scenario: Storing FPGA configuration bitstreams and instrument control microcode in automated test equipment (ATE) mainframes. IC Role / Device Role / Timing Role: High-reliability firmware repository accessed via ISA or VMEbus during system boot. Use Value: 2,000V ESD rating and 200mA latchup immunity prevent field failures during frequent board swaps in lab environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar OTP EPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM27C256B-120DC | 256K×8, 120ns access, 5V-only, 28-pin DIP | Slower timing limits use in >4MHz systems; lacks PGM/VPP pins and rapid programming | Select when cost sensitivity outweighs speed and programming flexibility |
| AT27C256R-70PU | 256K×8, 70ns access, reprogrammable (UV-erasable), 28-pin DIP | Requires UV eraser and quartz window; higher standby current (200µA vs. 100µA) | Choose only if design requires field firmware updates; not drop-in compatible |
Compared with AM27C256B-120DC and AT27C256R-70PU, the AT27C020-10JC offers the fastest verified read timing (55ns), lowest standby current, and integrated programming verification - making it optimal for high-throughput industrial firmware loading where reliability and speed are prioritized over reprogrammability.
Availability
AT27C020-10JC is available at Aetrix Electronics and suitable for industrial PLC firmware storage, legacy MCU boot ROM, and test equipment microcode storage requiring stable component supply and long-term obsolescence management.
Supply support for AT27C020-10JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and security ICs for industrial, automotive, and consumer applications.
The AT27C020 belongs to Atmel's OTP EPROM product line, designed specifically for cost-sensitive, high-reliability firmware storage in systems where code immutability, fast read access, and JEDEC-standard packaging are mandatory.
FAQ
What is the maximum operating temperature range for the AT27C020-10JC?
The AT27C020-10JC is rated for industrial temperature operation from -40°C to +85°C. This range is validated per JEDEC JESD22-A108 and confirmed in the device's DC and AC characteristics table. The "10" in the part number denotes 100ns access time capability, but the -10JC suffix specifically indicates the industrial-grade temperature screening and packaging - distinct from automotive-grade variants like AT27C020-10JU.
Does the AT27C020-10JC require a separate programming voltage during normal read operation?
No, the AT27C020-10JC operates in read mode using only a single 5V ±10% supply on VCC; VPP is unconnected or tied to VCC (with appropriate current budgeting). VPP = 12.0V ±0.5V is required exclusively during programming, and must be applied simultaneously with or after VCC per datasheet Section 5.6. During read, VPP is a no-connect or may be left floating per design practice.
How does the integrated product identification code function in the AT27C020-10JC?
The AT27C020-10JC provides a two-byte electronic ID: manufacturer code 0x1E and device code 0x86. To read it, A9 must be driven to 12.0V (VID = 11.5–12.5V) while A0 is toggled low/high, and all other address lines held low. This feature is used by commercial programmers (e.g., BP Microsystems, Xeltek) to auto-detect the device and load correct algorithms - eliminating manual part selection errors during production programming.
Can the AT27C020-10JC be used as a direct replacement for the AT27C256 in existing designs?
No, the AT27C020-10JC is not a pin-compatible or functional replacement for AT27C256. While both are 256K×8 OTP EPROMs, AT27C256 uses a 28-pin DIP package with different pinout (no VPP, PGM, or A16–A17), whereas AT27C020-10JC uses a 32-pin PDIP with dedicated programming pins and extended addressing. PCB layout, socket, and programming infrastructure must be redesigned to accommodate the AT27C020-10JC.
What decoupling capacitance is required for stable operation of the AT27C020-10JC?
Per Atmel's system considerations (Section 3), each AT27C020-10JC requires a minimum 0.1µF high-frequency ceramic capacitor placed between VCC and GND, mounted as close to the device pins as possible. For boards with multiple AT27C020-10JC devices, a bulk 4.7µF electrolytic capacitor should also be placed near the main power entry point to suppress array-level supply droop during simultaneous output transitions.
AT27C020-10JC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EPROM
- Technology:
- EPROM - OTP
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 100 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT27C020-10JC FAQ
1.How can I place an order for AT27C020-10JC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT27C020-10JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT27C020-10JC reliable?
The price and inventory of AT27C020-10JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT27C020-10JC is usually 5 days.
3.What payment methods are accepted for AT27C020-10JC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT27C020-10JC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT27C020-10JC?
AT27C020-10JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT27C020-10JC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT27C020-10JC?
For technical support, including AT27C020-10JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT27C020-10JC requirements.
6.How does Aetrix verify that AT27C020-10JC is sourced from the original manufacturer or authorized distributors?
All AT27C020-10JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT27C020-10JC meets industry standards.
7.What is the process for return or replacement of AT27C020-10JC?
All AT27C020-10JC units undergo pre-shipment inspection (PSI). If there is an issue with AT27C020-10JC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT27C020-10JC part is unused and in its original packaging.
Return procedure for AT27C020-10JC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT27C020-10JC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

