Microchip Technology AT27C020-70JI
- Part No.:
- AT27C020-70JI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT27C020-70JI.pdf
- Description:
- IC EPROM 2MBIT PARALLEL 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:1,278
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT27C020-70JI from Atmel is a 2-Mbit (256K × 8) one-time programmable EPROM optimized for industrial-temperature microcontroller firmware storage, featuring 70 ns read access time, 5V ±10% single-supply operation, and JEDEC-standard 32-lead PLCC packaging. It delivers TTL/CMOS-compatible I/O, rapid 100 µs/byte programming, and integrated product identification code for automated programming systems.
For engineers reviewing the AT27C020-70JI datasheet, AT27C020-70JI pinout, AT27C020-70JI application, or AT27C020-70JI equivalent, key selection criteria include industrial-grade temperature range (–40°C to +85°C), dual-line control (CE/OE), low standby current (100 µA max), VPP-programming voltage requirements, and OTP reliability in legacy embedded boot memory designs.
Technical Context
The AT27C020-70JI implements a standard OTP EPROM architecture with 18 address lines (A0–A17) supporting 256K-byte addressing and 8-bit parallel data outputs (O0–O7). Its two-line enable scheme (CE and OE) enables flexible bus interfacing without external logic, while the PGM pin controls high-voltage programming pulses applied to VPP.
Operation requires VPP = 13.0 V ±0.25 V during programming and strict sequencing: VCC must be applied before or simultaneously with VPP, and removed after or simultaneously with VPP. The device supports product identification via A9 and A0 toggling under VPP bias, returning manufacturer (0x1E) and device code (0x86) bytes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2,097,152 bits (256K × 8) - supports full firmware images for 8-bit/16-bit MCUs without bank switching. |
| Read Access Time | 70 ns max - eliminates WAIT states on 14 MHz Z80, 8051, or 68K-based systems. |
| VCC Supply | 5 V ±10% - compatible with standard logic rails; no auxiliary voltage regulators needed in read mode. |
| Standby Current | 100 µA max - enables low-power retention in battery-backed or intermittent-operation systems. |
| Programming Voltage | VPP = 13.0 V ±0.25 V - requires dedicated programming hardware; not compatible with standard 5 V-only programmers. |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments including factory automation and motor control. |
| ESD Protection | 2,000 V HBM - reduces handling sensitivity during manual PCB assembly or rework. |
Pinout & Package
AT27C020-70JI is supplied in a 32-lead Plastic J-Leaded Chip Carrier (PLCC) package per JEDEC MS-016 AE, with lead pitch of 1.27 mm and body size 18.5 × 18.5 mm. Pin 1 is marked by index notch at corner; seating plane defines mechanical reference for soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A17 | Address Inputs | 18-bit address bus interface; A0–A17 fully decoded to select one of 256K bytes; no internal address latching. |
| O0–O7 | Data Outputs | True TTL/CMOS-compatible bidirectional data bus drivers; high-impedance when CE or OE inactive. |
| CE | Chip Enable | Primary device select; must be low for read or program; transitions may cause supply transients requiring local 0.1 µF decoupling. |
| OE | Output Enable | Secondary output gate; allows shared bus operation with other devices; independent of CE timing per tOE spec. |
| PGM | Program Strobe | Active-low pulse input (100 µs width) that triggers byte programming when VPP is asserted and CE is low. |
| VPP | Programming Voltage | 13 V input required only during programming; must be sequenced with VCC; internal circuitry disables reads if VPP > 7 V during normal operation. |
| VCC | Power Supply | 5 V main supply; powers logic and outputs; supplies up to 25 mA active current at 5 MHz. |
| GND | Ground Reference | Signal and power return; requires low-inductance connection adjacent to VCC decoupling capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Rapid™ Programming Algorithm | 100 µs/byte typical programming time with auto-verify loop - reduces production programming cycle time by >5× vs. legacy EPROMs. |
| Integrated Product ID Code | Manufacturer ID (0x1E) and Device Code (0x86) readable via A9/VPP/A0 handshake - enables automatic algorithm selection in universal programmers. |
| Two-Line Control (CE/OE) | Independent chip and output enables - permits direct connection to microprocessor buses without glue logic or wait-state generators. |
| Industrial Temperature Range | –40°C to +85°C operation - validated across full range for data retention, access time, and programming yield. |
| High-Reliability CMOS Process | 200 mA latch-up immunity and 2,000 V ESD protection - ensures robustness in noisy industrial PCB environments. |
Applications
| Industrial PLC Firmware Storage | Legacy Automotive ECU Boot Memory |
|---|---|
|
Use Scenario: Storing fixed ladder logic and I/O mapping tables in programmable logic controllers deployed in factory-floor cabinets with ambient temperatures up to 75°C. IC Role / Device Role / Timing Role: Nonvolatile boot ROM providing immediate instruction fetch at power-on; accessed via 80C188EB or similar industrial MPU bus. Use Value: 70 ns access time matches 14.7 MHz CPU clock (68 ns cycle), eliminating WAIT states and ensuring deterministic boot timing. |
Use Scenario: Holding calibration constants and startup routines in early 1990s engine control units where EEPROM endurance was insufficient for field updates. IC Role / Device Role / Timing Role: OTP configuration store mapped to fixed address space; read-only during runtime; programmed once at final test. Use Value: Industrial temperature rating ensures data integrity across –40°C cold cranking and +85°C under-hood thermal soak conditions. |
| Military Communications Baseband ROM | Medical Imaging System Boot Loader |
|
Use Scenario: Storing FPGA configuration bitstreams and DSP initialization code in ruggedized SDR radios operating in extended temperature environments. IC Role / Device Role / Timing Role: Parallel memory interface to TI C6713 DSP; CE strobed by CPLD to isolate during DMA transfers. Use Value: 2,000 V HBM ESD rating prevents damage during field maintenance in ungrounded tactical shelters. |
Use Scenario: Hosting diagnostic self-test firmware and minimal HAL in X-ray generator control boards requiring certified long-term data retention. IC Role / Device Role / Timing Role: Primary boot device executed before DRAM initialization; verified CRC checksum on power-up. Use Value: OTP architecture guarantees immutability - prevents accidental corruption from software faults or radiation-induced bit flips. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar OTP EPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM27C256B-120EC | 256K × 8 OTP EPROM; 120 ns access; 5 V only; no VPP pin - uses internal charge pump for programming. | Eliminates need for external 13 V supply but increases programming time to 1 ms/byte; lower ESD rating (1,000 V). | Choose for simpler programming infrastructure where speed is secondary to supply count reduction. |
| MX27C256-12PC | 256K × 8 OTP EPROM; 120 ns access; requires 25 V VPP; PLCC-32; no integrated ID code. | Lacks product identification feature - requires manual algorithm selection in programmers; higher VPP increases safety risk. | Choose only if legacy tooling mandates 25 V programming or cost is primary constraint over traceability. |
Compared with AM27C256B-120EC and MX27C256-12PC, the AT27C020-70JI offers faster read performance (70 ns vs. ≥120 ns), integrated ID coding for automated programming, and lower VPP (13 V vs. 25 V), making it preferable for new industrial designs prioritizing timing margin and production efficiency.
Availability
AT27C020-70JI is available at Aetrix Electronics and suitable for industrial control systems, legacy automotive electronics, military communications equipment, and medical imaging platforms requiring stable component supply across extended product lifecycles.
Supply support for AT27C020-70JI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for industrial, automotive, and consumer markets.
The AT27C020-70JI belongs to Atmel's 27C-series OTP EPROM family, designed specifically for cost-sensitive, high-reliability firmware storage in systems where field reprogrammability is unnecessary and data immutability is critical.
FAQ
What is the maximum operating temperature range for the AT27C020-70JI?
The AT27C020-70JI is rated for industrial temperature operation from –40°C to +85°C. This range is validated across all electrical parameters including read access time, standby current, and programming yield. The 'I' suffix in the part number explicitly denotes this industrial qualification, distinguishing it from commercial ('C') or automotive ('A') variants.
Does the AT27C020-70JI require a separate programming voltage supply?
Yes, the AT27C020-70JI requires VPP = 13.0 V ±0.25 V applied to the VPP pin during programming. This high voltage is necessary to inject charge into the floating gate. During normal read operation, VPP must be tied to VCC (5 V); applying >7 V to VPP in read mode disables outputs and may cause undefined behavior. The AT27C020-70JI does not support internal charge-pump programming.
How is the product identification code read from the AT27C020-70JI?
The AT27C020-70JI returns its Manufacturer ID (0x1E) and Device Code (0x86) when A9 is driven to 12.0 V (VID) and A0 is toggled between low and high while CE and OE are low and VPP is active. This handshake is defined in the datasheet's Product Identification section and is used by industry-standard programmers like BP Microsystems or Data I/O to auto-select correct algorithms.
Can the AT27C020-70JI be used as a direct replacement for the AT27C020-70JC?
No - the AT27C020-70JI and AT27C020-70JC share identical timing and electrical specs but differ in package and temperature grade: 'JI' is PLCC-32 industrial, while 'JC' is PDIP-32 commercial (0°C to 70°C). Substituting them requires verifying PCB footprint compatibility and thermal validation for the target environment; they are not drop-in replacements due to mechanical and qualification differences.
What decoupling capacitance is required for stable operation of the AT27C020-70JI?
Each AT27C020-70JI requires a 0.1 µF ceramic capacitor placed between VCC and GND, mounted as close as possible to the device pins. For systems with multiple AT27C020-70JI devices or large EPROM arrays, a 4.7 µF bulk electrolytic capacitor must also be added near the power entry point to suppress board-level supply ripple and transient excursions caused by CE switching.
AT27C020-70JI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EPROM
- Technology:
- EPROM - OTP
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 70 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT27C020-70JI FAQ
1.How can I place an order for AT27C020-70JI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT27C020-70JI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT27C020-70JI reliable?
The price and inventory of AT27C020-70JI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT27C020-70JI is usually 5 days.
3.What payment methods are accepted for AT27C020-70JI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT27C020-70JI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT27C020-70JI?
AT27C020-70JI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT27C020-70JI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT27C020-70JI?
For technical support, including AT27C020-70JI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT27C020-70JI requirements.
6.How does Aetrix verify that AT27C020-70JI is sourced from the original manufacturer or authorized distributors?
All AT27C020-70JI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT27C020-70JI meets industry standards.
7.What is the process for return or replacement of AT27C020-70JI?
All AT27C020-70JI units undergo pre-shipment inspection (PSI). If there is an issue with AT27C020-70JI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT27C020-70JI part is unused and in its original packaging.
Return procedure for AT27C020-70JI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT27C020-70JI Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

