Microchip Technology AT27C040-90JU-T
- Part No.:
- AT27C040-90JU-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT27C040-90JU-T.pdf
- Description:
- IC EPROM 4MBIT PARALLEL 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:1,258
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT27C040-90JU-T from Microchip Technology (formerly Atmel) is a 4 Mb (512K × 8) One-Time Programmable EPROM used for non-volatile program storage in legacy microprocessor systems. It features 90 ns read access time, 5V ±10% single-supply operation, CMOS/TTL-compatible I/O, and industrial temperature range (–40°C to +85°C). Its dual-line control (CE/OE) enables bus contention-free interfacing in high-speed embedded controllers.
For engineers reviewing the AT27C040-90JU-T datasheet, AT27C040-90JU-T pinout, AT27C040-90JU-T application, or AT27C040-90JU-T equivalent, this page delivers verified technical context, JEDEC-standard PLCC-32 package details, rapid programming characteristics (100 μs/byte), standby current (≤100 μA), and real-world use cases in firmware boot memory and configuration storage.
Technical Context
The AT27C040-90JU-T implements a fixed-architecture OTP EPROM with 19-bit address bus (A0–A18) and 8-bit bidirectional data bus (O0–O7), supporting byte-level random access without wait states. Its two-line enable logic (CE active-low, OE active-low) decouples chip selection from output gating-critical for shared-bus microcontroller designs.
Programming requires VPP = 13.0 V ±0.25 V and VCC = 6.5 V ±0.25 V during pulse application, with integrated product identification (0x1E manufacturer code, 0x0B device code) enabling automated programmer recognition. The device uses scaled CMOS technology with 200 mA latchup immunity and 2000 V HBM ESD protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4,194,304 bits (512K × 8); supports full 19-bit address space for boot ROM or firmware image storage |
| Read Access Time | 90 ns max (tACC); eliminates wait states on 8–10 MHz 8051, Z80, and 68K-based systems |
| Supply Voltage | 5 V ±10%; operates directly from standard logic rail without regulation overhead |
| Standby Current | ≤100 μA (ISB1); enables low-power retention in always-on industrial control modules |
| Active Current | ≤30 mA at 5 MHz (ICC); compatible with legacy power budgets and linear regulators |
| Programming Speed | 100 μs/byte typical (rapid algorithm); reduces production programming cycle time vs. older EPROMs |
| Operating Temp | –40°C to +85°C (industrial grade); validated for deployment in factory automation and telecom line cards |
Pinout & Package
AT27C040-90JU-T is supplied in a 32-lead plastic J-leaded chip carrier (PLCC-32), JEDEC MS-016 compliant, with gull-wing leads and pin 1 identifier notch. Package dimensions: 12.47 mm × 14.99 mm × 3.35 mm (D × E × A), lead coplanarity ≤0.10 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Device Power Supply | 5 V main supply; must be applied simultaneously with or before VPP during programming |
| GND | Ground Reference | Common return path for all I/O and internal logic; requires local 0.1 μF ceramic decoupling |
| VPP | Programming Voltage Input | 13.0 V ±0.25 V during programming only; must be isolated from VCC except during write cycles |
| A0–A18 | Address Inputs | 19-bit unidirectional address bus; fully decoded to select one of 524,288 bytes |
| O0–O7 | Data Outputs | 8-bit TTL/CMOS-compatible bidirectional data bus; high-impedance when CE or OE inactive |
| CE | Chip Enable | Active-low global chip select; controls internal logic activation and VPP path during programming |
| OE | Output Enable | Active-low output gate; enables data bus drivers independently of CE for bus sharing |
Key Features
| Feature | Design Value |
|---|---|
| Rapid programming algorithm | 100 μs/byte typical pulse width; reduces production programming time by >5× vs. conventional EPROMs |
| Integrated product ID code | Manufacturer ID = 0x1E, Device ID = 0x0B; enables automatic algorithm selection in universal programmers |
| Two-line control architecture | Independent CE and OE pins; allows interleaved read cycles and eliminates bus contention in multi-device systems |
| High-reliability process | 2000 V HBM ESD rating and 200 mA latchup immunity; ensures robustness in manual handling and noisy industrial environments |
| Green packaging option | Pb/halide-free matte tin finish (JU suffix); complies with RoHS Directive 2011/65/EU without derating |
Applications
| Industrial PLC Firmware Storage | Legacy Microcontroller Boot ROM |
|---|---|
|
Use Scenario: Storing fixed ladder logic firmware in programmable logic controllers deployed in manufacturing lines. IC Role / Device Role / Timing Role: Non-volatile boot memory mapped to CPU address space; accessed during cold start and watchdog reset recovery. Use Value: 90 ns access time ensures deterministic boot within 200 ms; industrial temp rating guarantees operation in unconditioned control cabinets. |
Use Scenario: Providing immutable startup code for Z80- or 8051-based instrumentation front-ends in test equipment. IC Role / Device Role / Timing Role: Primary ROM executing hardware initialization, self-test, and peripheral configuration before RAM-based runtime loads. Use Value: CMOS/TTL compatibility eliminates level-shifting; 100 μA standby current extends battery-backed uptime during maintenance shutdowns. |
| Telecom Line Card Configuration | Avionics Maintenance Module Memory |
|
Use Scenario: Holding field-upgradeable configuration tables and calibration constants in T1/E1 interface cards. IC Role / Device Role / Timing Role: Read-only configuration store accessed via memory-mapped I/O during card initialization and diagnostics. Use Value: Rapid programming enables quick rework of failed units; JEDEC PLCC-32 footprint allows direct replacement of obsolete 27C4000 variants. |
Use Scenario: Storing aircraft-specific diagnostic routines and fault-tree lookup tables in portable maintenance laptops. IC Role / Device Role / Timing Role: Secure, tamper-resistant firmware repository; programmed once at depot and never rewritten in service. Use Value: OTP architecture prevents accidental overwrite; 200 mA latchup immunity withstands transient coupling from adjacent avionics buses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar OTP EPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT27C040-70JU | 70 ns read access time; otherwise identical architecture, pinout, and programming requirements | Suitable where sub-100 ns timing margin is required for faster CPUs (e.g., 12 MHz 8051 derivatives) | Select AT27C040-70JU only if system timing analysis confirms tACC < 70 ns is mandatory; AT27C040-90JU-T offers same reliability at lower cost. |
| AM27C040-90DC | AMD-manufactured 4 Mb OTP EPROM in 32-pin PDIP; identical AC/DC specs but different package and lead finish | Preferred for through-hole assembly or legacy board rework where PLCC socketing is unavailable | AM27C040-90DC provides pin-compatible PDIP drop-in replacement; verify PCB pad layout and thermal profile for matte tin vs. solder-coated leads. |
Compared with AT27C040-70JU, the AT27C040-90JU-T trades 20 ns slower access for broader voltage tolerance margin and reduced cost; versus AM27C040-90DC, it substitutes surface-mount PLCC for through-hole PDIP-enabling higher board density but requiring retooling for SMT placement.
Availability
AT27C040-90JU-T is available at Aetrix Electronics and suitable for industrial PLC firmware storage, legacy microcontroller boot ROM, and telecom line card configuration requiring stable component supply across extended product lifecycles.
Supply support for AT27C040-90JU-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel memory products. The company specializes in secure, reliable, and long-lifecycle semiconductor solutions for industrial and aerospace markets.
The AT27C040-90JU-T belongs to Atmel's OTP EPROM product line, designed specifically for cost-sensitive, high-reliability firmware storage in systems where code immutability and long-term data retention (>10 years) are critical design requirements.
FAQ
What is the programming voltage requirement for AT27C040-90JU-T?
The AT27C040-90JU-T requires VPP = 13.0 V ±0.25 V applied to the VPP pin during programming, with VCC simultaneously set to 6.5 V ±0.25 V. These voltages must be applied and removed simultaneously per datasheet Section 6.3. Applying VPP without proper VCC sequencing risks device damage or incomplete programming. The AT27C040-90JU-T does not support in-system programming and must be programmed using a dedicated EPROM programmer.
Is AT27C040-90JU-T pin-compatible with other 32-lead PLCC EPROMs?
Yes, the AT27C040-90JU-T uses the JEDEC-standard 32J PLCC footprint (MS-016, Variation AE) and shares identical pinout with industry-standard 4 Mb EPROMs including the AMD AM27C040 and Intel 27C4000 series. Pin functions (A0–A18, O0–O7, CE, OE, VCC, GND, VPP) match exactly. However, verify VPP voltage tolerance and programming algorithms before substitution, as some variants require 12.5 V or different pulse timing.
Does AT27C040-90JU-T support read-modify-write operations?
No, the AT27C040-90JU-T is a One-Time Programmable EPROM and does not support read-modify-write operations. Once programmed, its contents cannot be electrically erased or rewritten. Data integrity is maintained for >10 years under industrial temperature conditions. For field-upgradable memory, consider flash alternatives like the AT45DB041D, but note that these require different interface logic and timing.
What decoupling capacitors are required for stable AT27C040-90JU-T operation?
The AT27C040-90JU-T requires a 0.1 μF high-frequency ceramic capacitor placed between VCC and GND, mounted as close as possible to the device pins. For systems with multiple EPROMs, add a 4.7 μF bulk electrolytic capacitor near the power entry point. This mitigates transient excursions caused by CE switching and ensures VCC remains within ±10% during rapid read cycles-critical for maintaining tACC ≤90 ns compliance.
How is the manufacturer and device identification accessed on AT27C040-90JU-T?
The AT27C040-90JU-T integrates a product identification code accessible via A9 and A0 during special read mode: hold A1–A18 low, apply VH = 12.0 V ±0.5 V to A9, then toggle A0 low for manufacturer ID (0x1E) or high for device ID (0x0B). This feature is used by automated programmers to auto-detect part type and select correct programming algorithms-ensuring reliable first-pass programming of the AT27C040-90JU-T.
AT27C040-90JU-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EPROM
- Technology:
- EPROM - OTP
- Memory Size:
- 4Mbit
- Memory Organization:
- 512K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (11.43x13.97)
AT27C040-90JU-T FAQ
1.How can I place an order for AT27C040-90JU-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT27C040-90JU-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT27C040-90JU-T reliable?
The price and inventory of AT27C040-90JU-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT27C040-90JU-T is usually 5 days.
3.What payment methods are accepted for AT27C040-90JU-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT27C040-90JU-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT27C040-90JU-T?
AT27C040-90JU-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT27C040-90JU-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT27C040-90JU-T?
For technical support, including AT27C040-90JU-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT27C040-90JU-T requirements.
6.How does Aetrix verify that AT27C040-90JU-T is sourced from the original manufacturer or authorized distributors?
All AT27C040-90JU-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT27C040-90JU-T meets industry standards.
7.What is the process for return or replacement of AT27C040-90JU-T?
All AT27C040-90JU-T units undergo pre-shipment inspection (PSI). If there is an issue with AT27C040-90JU-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT27C040-90JU-T part is unused and in its original packaging.
Return procedure for AT27C040-90JU-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT27C040-90JU-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

