Microchip Technology AT27C040-90PU
- Part No.:
- AT27C040-90PU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-DIP (0.600", 15.24mm)
- Datasheet:
-
AT27C040-90PU.pdf
- Description:
- IC EPROM 4MBIT PARALLEL 32DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,192
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT27C040-90PU from Atmel is a 4 Mb (512K × 8) One-Time Programmable EPROM with 90 ns read access time, 5V ±10% supply, and industrial temperature range (–40°C to +85°C). It features dual-line control (CE/OE), CMOS/TTL-compatible I/O, and rapid programming at 100 μs/byte - used in legacy microprocessor boot memory and firmware storage where non-volatility and long-term data retention are critical.
For engineers reviewing the AT27C040-90PU datasheet, AT27C040-90PU pinout, AT27C040-90PU application, or AT27C040-90PU equivalent, key selection criteria include read timing (tACC = 90 ns), standby current (≤100 μA), JEDEC-standard PDIP-32 packaging, VPP programming voltage (12.0 V ±0.5 V), and integrated product identification code for automated programming equipment compatibility.
Technical Context
The AT27C040-90PU implements a high-reliability CMOS OTP EPROM architecture with a 19-bit address bus (A0–A18) supporting 524,288 byte locations. Its two-line enable logic (CE and OE) enables clean bus interface in high-speed systems without contention, while internal Y-gating and X-decoding ensure deterministic address-to-output delay under specified load conditions.
Programming relies on external VPP = 12.0 V ±0.5 V applied to pin 1, with CE-controlled 100 μs pulses and automatic verify/reprogram loops per byte. The device includes an electrically readable manufacturer ID (0x1E) and device code (0x0B) accessible via A9 high-voltage addressing, enabling standardized programmer recognition and algorithm selection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4,194,304 bits (512K × 8); supports full 19-bit address space for boot ROM or firmware image storage |
| Read access time | 90 ns max (tACC); eliminates wait states in 80Cxx/68000-class microprocessor systems operating ≤11 MHz |
| Supply voltage | 5 V ±10%; compatible with standard TTL/CMOS logic rails without regulation overhead |
| Standby current | 100 μA max (ISB1); enables low-power hold mode during system sleep or reset states |
| Active current | 30 mA max at 5 MHz (ICC); supports burst reads without thermal derating in PDIP-32 package |
| VPP programming voltage | 12.0 V ±0.5 V on pin 1; required only during programming - not needed in read operation |
| Operating temperature | –40°C to +85°C (industrial grade); validated for embedded control panels and industrial PLCs |
Pinout & Package
AT27C040-90PU is supplied in a 32-lead plastic dual in-line package (PDIP), 0.600" wide (JEDEC MS-001), with 0.100" lead pitch. Pin 1 is VPP (programming voltage), pin 16 is GND, pin 32 is VCC, and pins 17–24 serve as bidirectional data outputs O0–O7.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VPP (Pin 1) | Programming voltage input | Accepts 12.0 V ±0.5 V during programming; must be disconnected or tied to VCC (5 V) during read mode |
| A0–A18 (Pins 2–4, 6–10, 24–27) | Address inputs | 19-bit address bus selecting one of 524,288 bytes; all inputs TTL/CMOS compatible |
| O0–O7 (Pins 11–14, 18–21) | Data outputs | 8-bit bidirectional data bus; outputs driven to VOH ≥2.4 V / VOL ≤0.4 V under 2.1 mA load |
| CE (Pin 28) | Chip Enable | Active-low global enable; controls device power state and initiates programming pulses when OE = VIH |
| OE (Pin 29) | Output Enable | Active-low output gate; enables data bus drivers only when CE is also active |
| VCC (Pin 32) | Power supply | 5 V ±10% main supply; powers logic and output buffers; requires 0.1 μF ceramic decoupling capacitor |
| GND (Pin 16) | Ground reference | Common return path for VCC, VPP, and I/O; must be low-inductance connection for stable read timing |
Key Features
| Feature | Design Value |
|---|---|
| Rapid programming algorithm | 100 μs/byte typical pulse width with auto-verify loop; reduces total programming time by >50% vs. conventional EPROMs |
| Integrated product ID code | Manufacturer ID (0x1E) and device code (0x0B) readable via A9 high-voltage protocol; ensures correct algorithm selection in universal programmers |
| Two-line control (CE/OE) | Eliminates bus contention in multi-device systems; allows independent gating of chip select and output drivers |
| ESD and latchup immunity | 2000 V HBM ESD protection and 200 mA latchup immunity; meets industrial handling requirements without additional protection circuitry |
| Green (Pb/halide-free) packaging | Matte tin lead finish compliant with RoHS Directive 2011/65/EU; suitable for environmentally regulated production programs |
Applications
| Industrial Control Firmware Storage | Legacy Microprocessor Boot ROM |
|---|---|
Use Scenario: Storing fixed ladder logic and configuration tables in programmable logic controllers (PLCs) deployed in factory automation environments. IC Role / Device Role / Timing Role: Non-volatile boot memory mapped to CPU address space; provides deterministic 90 ns read latency for real-time instruction fetch. Use Value: Eliminates need for battery-backed SRAM or EEPROM wear leveling; retains firmware for >20 years without power. | Use Scenario: Holding BIOS or monitor firmware in vintage 80286/68020-based test equipment and diagnostic workstations. IC Role / Device Role / Timing Role: Primary boot ROM accessed at power-on reset; CE/OE timing aligns with processor's early bus cycle requirements. Use Value: 5V-only read operation simplifies power design; TTL/CMOS compatibility avoids level-shifting components. |
| Embedded Instrumentation Calibration Data | Avionics Maintenance Terminal Memory |
Use Scenario: Storing factory-calibrated sensor coefficients and linearization tables in handheld multimeters and oscilloscope front-ends. IC Role / Device Role / Timing Role: Read-only data repository accessed during self-test initialization; no write cycles required in field operation. Use Value: High-reliability CMOS process ensures data integrity over 10+ years of thermal cycling and vibration exposure. | Use Scenario: Hosting maintenance software and aircraft interface protocols in portable avionics ground support terminals. IC Role / Device Role / Timing Role: Firmware storage with industrial temperature rating (–40°C to +85°C); withstands hangar-to-ramp environmental transitions. Use Value: 100 μA standby current extends battery life during off-hours; green packaging satisfies aerospace material traceability mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar OTP EPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT27C040-70PU | 70 ns read access time (vs. 90 ns); identical pinout, memory organization, and programming algorithm | Suitable for systems requiring tighter timing margins (e.g., 12+ MHz CPU buses) | Select AT27C040-70PU only if tACC ≤70 ns is required; otherwise AT27C040-90PU offers same reliability at lower cost. |
| AM27C040-90DC | AMD-manufactured 4 Mb OTP EPROM in 32-pin PDIP; 90 ns access, 5V supply, but lacks integrated product ID code and uses different programming voltage sequence | Requires revalidation of programming equipment setup; no A9-based ID read capability | Use AM27C040-90DC only when Atmel supply is constrained; expect firmware toolchain updates for ID verification and programming flow. |
Compared with AT27C040-70PU, the AT27C040-90PU trades 20 ns slower read timing for broader timing margin tolerance and lower unit cost; compared with AM27C040-90DC, it delivers guaranteed programmer interoperability via electrically readable ID codes and documented rapid programming waveforms.
Availability
AT27C040-90PU is available at Aetrix Electronics and suitable for industrial control firmware storage, legacy microprocessor boot ROM, and embedded instrumentation calibration data requiring stable component supply across extended production lifecycles.
Supply support for AT27C040-90PU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) designed high-reliability non-volatile memory and microcontroller solutions for industrial, automotive, and consumer applications before its 2016 acquisition.
The AT27C040 belongs to Atmel's OTP EPROM product line, engineered for firmware and calibration data storage in systems where data immutability, long-term retention (>20 years), and deterministic read timing outweigh reprogrammability needs.
FAQ
What is the maximum read access time specification for AT27C040-90PU?
The AT27C040-90PU has a maximum read access time (tACC) of 90 ns under industrial temperature and voltage conditions (–40°C to +85°C, VCC = 5V ±10%). This value is measured from address valid or CE/OE assertion to valid data on O0–O7, and is guaranteed across the full operating range - critical for integration into 80Cxx and 68000-family microprocessor systems without wait-state insertion.
Does AT27C040-90PU require a separate programming voltage during normal operation?
No, AT27C040-90PU operates from a single 5V supply during read mode. VPP (12.0 V ±0.5 V) is required only during programming and must be disconnected or tied to VCC (5 V) during read operation. The datasheet explicitly states that VPP may be connected directly to VCC except during programming, and doing so increases total supply current to the sum of ICC and IPP - a design consideration confirmed in Section 6.2.
How is the product identification code accessed on AT27C040-90PU?
The AT27C040-90PU integrates a manufacturer ID (0x1E) and device code (0x0B) readable via a dedicated protocol: A9 is driven to VH = 12.0 V ±0.5 V while A0 is toggled (VIL for manufacturer ID, VIH for device code), and all other address lines held low. This electrically readable ID enables automated programming equipment to validate part identity and select correct algorithms - a feature confirmed in Table 6-5 and Section 4 of the datasheet.
What package type is used for AT27C040-90PU?
AT27C040-90PU uses a 32-lead plastic dual in-line package (PDIP), designated as 32P6 in Atmel's ordering nomenclature. Its mechanical dimensions conform to JEDEC MS-001, with 0.600" body width, 0.100" lead pitch, and matte tin lead finish. This package is distinct from the PLCC variant (AT27C040-90JU) and is verified in Section 8 (Ordering Information) and Figure 9.2 of the datasheet.
Can AT27C040-90PU be used in place of AT27C040-70PU without hardware changes?
Yes, AT27C040-90PU is pin-compatible and functionally identical to AT27C040-70PU, differing only in guaranteed read access time (90 ns vs. 70 ns) and corresponding test screening. Both share identical pinout, memory organization, programming algorithm, DC/AC characteristics, and package (32P6 PDIP). System integration requires no PCB or schematic changes - only timing validation to confirm 90 ns meets the host controller's setup/hold window.
AT27C040-90PU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EPROM
- Technology:
- EPROM - OTP
- Memory Size:
- 4Mbit
- Memory Organization:
- 512K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 32-PDIP
AT27C040-90PU FAQ
1.How can I place an order for AT27C040-90PU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT27C040-90PU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT27C040-90PU reliable?
The price and inventory of AT27C040-90PU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT27C040-90PU is usually 5 days.
3.What payment methods are accepted for AT27C040-90PU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT27C040-90PU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT27C040-90PU?
AT27C040-90PU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT27C040-90PU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT27C040-90PU?
For technical support, including AT27C040-90PU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT27C040-90PU requirements.
6.How does Aetrix verify that AT27C040-90PU is sourced from the original manufacturer or authorized distributors?
All AT27C040-90PU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT27C040-90PU meets industry standards.
7.What is the process for return or replacement of AT27C040-90PU?
All AT27C040-90PU units undergo pre-shipment inspection (PSI). If there is an issue with AT27C040-90PU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT27C040-90PU part is unused and in its original packaging.
Return procedure for AT27C040-90PU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT27C040-90PU Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

