My Inquiry
My Account
Microchip Technology AT27C080-90PU
- Part No.:
- AT27C080-90PU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-DIP (0.600", 15.24mm)
- Datasheet:
-
AT27C080-90PU.pdf
- Description:
- IC EPROM 8MBIT PARALLEL 32DIP
- Quantity:
- Payment:
- Shipping:
Inventory:221
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT27C080-90PU from Microchip Technology (formerly Atmel) is a one-time programmable (OTP) EPROM IC with 8 Mbit (1M × 8) storage, 90 ns read access time, 5V ±10% supply, and industrial temperature range (–40°C to +85°C). It serves as nonvolatile firmware storage in microprocessor systems requiring fast, latchup-immune, CMOS/TTL-compatible memory without WAIT states.
For engineers reviewing the AT27C080-90PU datasheet, AT27C080-90PU pinout, AT27C080-90PU application, or AT27C080-90PU equivalent, key selection criteria include rapid programming (50 µs/byte), dual-mode OE/VPP pin functionality, JEDEC-standard 32-lead PDIP package, and integrated product identification code for automated programming equipment compatibility.
Technical Context
The AT27C080-90PU implements a parallel-addressed OTP EPROM architecture with two-line control (CE and OE/VPP), enabling bus contention avoidance in embedded systems. Its address space spans A0–A19 (20-bit), supporting full 1M-byte decoding, while O0–O7 provide TTL/CMOS-compatible 8-bit data outputs.
Programming uses a rapid algorithm with 50 µs CE pulses at elevated VCC (6.5 V) and OE/VPP (13.0 V), verified per byte with up to 10 retries; identification mode activates via A9 = 12.0 V and A0 toggling to read manufacturer (0x1E) and device (0x8A) codes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 8,388,608-bit (1M × 8) OTP EPROM - supports full firmware image storage for 8-bit microcontrollers without external buffering |
| Read access time | 90 ns max - eliminates WAIT states on 5 MHz Z80, 8051, or 68K-based systems |
| Supply voltage | 5 V ±10% - compatible with standard logic rails; no auxiliary voltage required for read mode |
| Active current | 40 mA max at 5 MHz - enables low-power operation in battery-backed or thermally constrained designs |
| Standby current | 100 µA max - reduces quiescent power in always-on embedded controllers |
| ESD protection | 2,000 V HBM - ensures robustness during board handling and in-circuit programming |
| Latchup immunity | 200 mA - prevents destructive latchup under transient overvoltage or ground bounce |
Pinout & Package
AT27C080-90PU is supplied in a 32-lead plastic dual inline package (PDIP), 0.600" wide, with JEDEC MS-016-compliant footprint and matte tin lead finish. Pin 1 is marked by notch or dot; leads are through-hole compatible with standard 0.1" grid PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A19 | Address inputs | 20-bit parallel address bus - selects one of 1,048,576 bytes; all must be stable before CE/OE assertion |
| O0–O7 | Data outputs | 8-bit bidirectional data bus in read mode - drives TTL/CMOS loads directly; high-impedance when CE or OE high |
| CE | Chip enable | Active-low chip select - enables device only when low; used for memory-mapped decode or bank switching |
| OE/VPP | Output enable / Program supply | Dual-function pin: low = output enable (read); 12–13 V = programming voltage (VPP) - requires external voltage switching circuitry |
| VCC | Power supply | +5 V supply - must be applied before or simultaneously with OE/VPP; decoupling with 0.1 µF ceramic capacitor required |
| GND | Ground reference | Signal and power return - shared with system ground; layout must minimize inductance to prevent read noise |
Key Features
| Feature | Design Value |
|---|---|
| Rapid programming algorithm | 50 µs/byte typical - reduces firmware update time by >90% vs. legacy EPROMs, enabling high-throughput manufacturing programming |
| Integrated product ID code | Manufacturer (0x1E) and device (0x8A) codes readable via A9=12.0 V and A0 toggle - allows automatic algorithm selection in universal programmers |
| Two-line control interface | Separate CE and OE/VPP pins - eliminates bus contention during partial-memory access and supports flexible memory mapping |
| Industrial temperature range | –40°C to +85°C case operating range - qualified for deployment in factory automation, telecom line cards, and outdoor instrumentation |
| Green packaging | Pb/halide-free PDIP - complies with RoHS Directive 2011/65/EU and supports lead-free reflow assembly where applicable |
Applications
| Industrial PLC Firmware Storage | Legacy Microcontroller Boot ROM |
|---|---|
Use Scenario: Storing ladder logic interpreter and I/O configuration tables in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile boot memory mapped to CPU address space; provides deterministic 90 ns instruction fetch latency. Use Value: Eliminates reliance on slow serial EEPROM or external flash, enabling sub-100 ms cold-start times and deterministic real-time execution. | Use Scenario: Holding BIOS and peripheral initialization code for 8051- or Z80-based medical diagnostic instruments. IC Role / Device Role / Timing Role: Primary boot ROM accessed at power-up; CE asserted by reset controller, OE synchronized to clock phase. Use Value: Guarantees reliable first-instruction fetch under varying ambient temperatures (–40°C to +85°C), critical for FDA-regulated startup validation. |
| Telecom Line Card Configuration | Avionics Maintenance Data Logger |
Use Scenario: Storing protocol stack parameters and hardware calibration coefficients in T1/E1 interface modules. IC Role / Device Role / Timing Role: Static configuration memory read during card initialization; accessed via dedicated memory-mapped I/O window. Use Value: Provides ESD-hardened (2 kV HBM), latchup-immune (200 mA) storage immune to field-induced transients common in telco central offices. | Use Scenario: Recording flight-hour counters and sensor calibration offsets in FAA-certified cockpit display units. IC Role / Device Role / Timing Role: Tamper-resistant, one-time programmable memory storing immutable maintenance records; write-protected after factory programming. Use Value: Meets DO-160 Section 22 lightning-induced transient requirements via 200 mA latchup immunity and 0.1 µF local decoupling mandate. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar OTP EPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT27C080-90JU | Same die, 32-lead PLCC package instead of PDIP; 12.3 mm × 14.9 mm footprint vs. 42.3 mm × 15.9 mm | Surface-mount assembly required; unsuitable for through-hole prototyping or legacy socketed designs | Select AT27C080-90JU only when board space constraints favor compact PLCC and SMT reflow capability exists. |
| AM27C080-90DC | AMD-manufactured second-source part; identical timing (90 ns), same pinout, but 1.5 mA standby current vs. 100 µA | Higher static power draw limits use in battery-backed or thermally isolated enclosures | Choose AM27C080-90DC only if AT27C080-90PU is unavailable and system design accommodates higher standby current. |
Compared with AT27C080-90JU and AM27C080-90DC, the AT27C080-90PU offers optimal balance of through-hole manufacturability, ultra-low standby power (100 µA), and JEDEC-standard PDIP compatibility-making it preferred for industrial control upgrades and legacy system refurbishment where socket replacement is required.
Availability
AT27C080-90PU is available at Aetrix Electronics and suitable for industrial PLC firmware storage, legacy microcontroller boot ROM, and telecom line card configuration requiring stable component supply across extended product lifecycles.
Supply support for AT27C080-90PU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel memory products including the AT27C080 series. The company specializes in secure, reliable, and long-lifecycle semiconductor solutions for industrial and aerospace markets.
The AT27C080 product line was designed specifically for firmware and configuration storage in cost-sensitive, high-reliability embedded systems where OTP security, predictable timing, and JEDEC-standard packaging are mandatory - not for general-purpose flash replacement.
FAQ
What is the programming voltage requirement for AT27C080-90PU?
The AT27C080-90PU requires OE/VPP = 12.0 V ± 0.5 V during programming, with VCC raised to 6.5 V ± 0.25 V. This dual-voltage scheme enables the rapid 50 µs/byte algorithm. Programming must follow the sequence in Figure 6-1: address setup, voltage ramp, pulse application, and verification. Applying 12 V to OE/VPP while VCC remains at 5 V will not program the AT27C080-90PU and may damage the device.
Can AT27C080-90PU be used in place of a UV-erasable EPROM like the 27C512?
No - the AT27C080-90PU is one-time programmable and lacks a quartz window for UV erasure. Unlike UV-erasable EPROMs, it cannot be reprogrammed after initial programming. Its 8 Mbit capacity and 90 ns access time make it suitable for final-production firmware images, but not for development cycles requiring repeated code updates. For such cases, consider flash alternatives or socketed UV-EPROMs instead of the AT27C080-90PU.
Does AT27C080-90PU support byte-level writes during programming?
Yes - the AT27C080-90PU supports individual byte programming via the rapid algorithm: each address is programmed with a 50 µs CE pulse, then verified. If verification fails, up to nine additional pulses may be applied to that specific byte. This enables selective firmware patching without reprogramming the entire 1M-byte array - a key advantage over block-erase flash devices when updating AT27C080-90PU in production test environments.
What decoupling capacitors are required for stable AT27C080-90PU operation?
The AT27C080-90PU requires a 0.1 µF high-frequency ceramic capacitor placed between VCC and GND, mounted as close as possible to pins 16 and 32. For boards with multiple AT27C080-90PU devices, a 4.7 µF bulk electrolytic capacitor must also be added near the power entry point. These values are mandated in Section 3 of the datasheet to suppress transient excursions caused by CE switching - failure to implement them risks read corruption or nonconformance to tACC/tOE specifications.
How is the product identification code read from AT27C080-90PU?
The AT27C080-90PU identification code is read by setting A9 = 12.0 V (VID = 11.5–12.5 V), holding A1–A19 = VIL, and toggling A0: low (VIL) returns the manufacturer ID (0x1E), high (VIH) returns the device ID (0x8A). Outputs O0–O7 reflect the 8-bit code. This mode requires OE/VPP = VIL and CE = VIL. The AT27C080-90PU must be powered at VCC = 6.5 V ± 0.25 V during this operation - standard 5 V read-mode supply will not activate identification mode.
AT27C080-90PU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EPROM
- Technology:
- EPROM - OTP
- Memory Size:
- 8Mbit
- Memory Organization:
- 1M x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 32-PDIP
AT27C080-90PU FAQ
1.How can I place an order for AT27C080-90PU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT27C080-90PU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT27C080-90PU reliable?
The price and inventory of AT27C080-90PU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT27C080-90PU is usually 5 days.
3.What payment methods are accepted for AT27C080-90PU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT27C080-90PU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT27C080-90PU?
AT27C080-90PU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT27C080-90PU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT27C080-90PU?
For technical support, including AT27C080-90PU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT27C080-90PU requirements.
6.How does Aetrix verify that AT27C080-90PU is sourced from the original manufacturer or authorized distributors?
All AT27C080-90PU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT27C080-90PU meets industry standards.
7.What is the process for return or replacement of AT27C080-90PU?
All AT27C080-90PU units undergo pre-shipment inspection (PSI). If there is an issue with AT27C080-90PU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT27C080-90PU part is unused and in its original packaging.
Return procedure for AT27C080-90PU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT27C080-90PU Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
