Microchip Technology AT27C256R-45RC
- Part No.:
- AT27C256R-45RC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-SOIC (0.342", 8.69mm Width)
- Datasheet:
-
AT27C256R-45RC.pdf
- Description:
- IC EPROM 256KBIT PARALLEL 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,067
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT27C256R-45RC from Atmel is a 32K × 8-bit one-time programmable EPROM with 45 ns read access time, 5V ±10% supply operation, and JEDEC-standard 28-lead SOIC package. It serves as non-volatile firmware storage in microprocessor systems, enabling direct byte-access without wait states and supporting rapid programming at 100 µs/byte.
For engineers reviewing the AT27C256R-45RC datasheet, AT27C256R-45RC pinout, AT27C256R-45RC application, or AT27C256R-45RC equivalent, key selection criteria include read timing (tACC ≤ 45 ns), standby current (≤100 µA), VPP programming voltage (12.0 V ±0.5 V), and compatibility with TTL/CMOS bus interfaces in embedded control and legacy system upgrades.
Technical Context
The AT27C256R-45RC implements a two-line control architecture using CE and OE to manage output enable and chip select independently, preventing bus contention during multi-device memory mapping. Its CMOS process delivers latchup immunity (200 mA) and ESD protection (2,000 V), while the Rapid™ Programming Algorithm enables verified byte programming in ≤100 µs per byte under 13.0 V VPP and 6.5 V VCC.
It supports product identification via A9 and A0 toggling to read manufacturer (0x1E) and device code (0x8C) bytes, and operates across commercial temperature range (0°C to 70°C). The device requires no external clock and uses standard parallel address/data bus interfacing with 15 address lines (A0–A14) and 8 bidirectional data outputs (O0–O7).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 32K × 8-bit (262,144 bits), sufficient for boot code or configuration data in 8-bit microcontroller systems. |
| Read Access Time | 45 ns max - eliminates WAIT states on 5 MHz Z80, 8051, or 68K-based systems. |
| Supply Voltage | 5V ±10% - compatible with standard TTL/CMOS logic rails without regulation overhead. |
| Standby Current | 100 µA max - enables low-power retention in battery-backed or intermittent-use applications. |
| Programming Voltage | VPP = 12.0 V ±0.5 V - requires dedicated programming supply; not operable from 5V rail alone. |
| ESD Protection | 2,000 V HBM - meets industrial handling requirements without additional input protection. |
| Latchup Immunity | 200 mA - withstands transient overcurrent events on I/O pins without functional failure. |
Pinout & Package
AT27C256R-45RC is housed in a 28-lead SOIC (28R) package per JEDEC MS-012 standard, 0.330" wide, gull-wing lead form, with 1.27 mm pitch and surface-mount compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A14 | Address Inputs | 15-bit address bus accepting 0–32767; fully decoded internally for byte selection. |
| O0–O7 | Data Outputs | 8-bit bidirectional data bus; high-impedance when CE or OE inactive. |
| CE | Chip Enable | Active-low global enable; must be low before OE to avoid bus contention. |
| OE | Output Enable | Active-low output gate; controls data bus drive independent of CE state. |
| VPP | Programming Supply | 12 V input required only during programming; tied to VCC in read mode. |
| VCC | Power Supply | 5 V ±10% main supply; powers logic and output drivers during read/standby. |
| GND | Ground Reference | Common return path for VCC and VPP; decoupling capacitor required per datasheet. |
| NC | No Connect | Not internally bonded; must remain unconnected on PCB. |
Key Features
| Feature | Design Value |
|---|---|
| Rapid™ Programming | 100 µs/byte typical - reduces firmware update time by >90% vs. legacy EPROMs. |
| Integrated ID Code | Manufacturer (0x1E) and Device (0x8C) bytes readable via A9/VH and A0 toggle - enables automated programmer validation. |
| Two-Line Control | Independent CE and OE inputs - allows flexible memory mapping and shared bus arbitration without external logic. |
| Wide Temp Range Support | Commercial grade (0°C to 70°C) - validated for stable operation in office, lab, and controlled industrial environments. |
| CMOS/TTL Compatibility | VIL ≤ 0.8 V, VIH ≥ 2.0 V - interoperable with both 5V logic families without level-shifting. |
Applications
| Legacy Microcontroller Boot ROM | Industrial PLC Firmware Storage |
|---|---|
Use Scenario: Storing fixed startup code for Z80 or 8051-based controllers where flash replacement is impractical due to cost or tooling constraints. IC Role / Device Role / Timing Role: Non-volatile program memory providing deterministic 45 ns instruction fetch latency. Use Value: Eliminates WAIT states in 5 MHz CPU designs, improving real-time response predictability and reducing BOM count vs. SRAM+EEPROM solutions. | Use Scenario: Holding configuration and ladder logic firmware in modular PLC backplanes with long production lifecycles. IC Role / Device Role / Timing Role: OTP firmware repository accessed during cold start; immune to accidental overwrite during field operation. Use Value: Guarantees firmware integrity over 10+ years without refresh cycles or wear-out concerns inherent in flash memory. |
| Embedded Instrument Calibration Data | Avionics Subsystem Initialization |
Use Scenario: Storing factory-calibrated sensor coefficients and linearization tables in test equipment requiring traceable, immutable data. IC Role / Device Role / Timing Role: Read-only data store accessed once per power-on reset via parallel bus. Use Value: Provides ESD-hardened, latchup-immune storage that survives repeated thermal cycling and meets MIL-STD-883 Class B reliability targets. | Use Scenario: Loading critical initialization vectors and watchdog configuration in certified avionics modules where reprogrammability is prohibited. IC Role / Device Role / Timing Role: Secure, one-time-programmed boot image source with guaranteed read timing (tACC ≤ 45 ns) for deterministic boot sequencing. Use Value: Meets DO-254 design assurance requirements for Level A/B hardware by eliminating runtime write hazards and configuration drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar OTP EPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT27C256B-45RC | Successor revision with identical pinout, timing, and programming specs; improved yield and tighter AC parameter distribution. | No functional change; intended for new designs where latest Atmel wafer fab process is preferred. | Select AT27C256B-45RC for new designs requiring documented lifecycle support beyond 2025. |
| MX27C256-45PC | Same 32K×8 organization and 45 ns speed grade but in PDIP package; lacks integrated ID code and has higher standby current (200 µA). | Suitable for through-hole prototyping or legacy board rework where SOIC footprint is unavailable. | Choose MX27C256-45PC only when SOIC assembly is not feasible and ID code verification is unnecessary. |
Compared with AT27C256R-45RC, the AT27C256B-45RC offers enhanced manufacturing consistency without layout or timing changes, while MX27C256-45PC trades SOIC space efficiency and ID features for through-hole compatibility and broader distributor availability.
Availability
AT27C256R-45RC is available at Aetrix Electronics and suitable for legacy system repair, industrial controller upgrades, and embedded instrumentation requiring stable component supply with full traceability and long-term obsolescence management.
Supply support for AT27C256R-45RC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation was a U.S.-based semiconductor designer specializing in microcontrollers, non-volatile memory, and secure authentication ICs before its acquisition by Microchip Technology in 2016.
The AT27C256R-45RC belongs to Atmel's OTP EPROM product line, engineered for reliable, low-risk firmware storage in cost-sensitive, long-lifecycle embedded systems where reprogrammability is unnecessary or undesirable.
FAQ
What is the maximum operating temperature range for the AT27C256R-45RC?
The AT27C256R-45RC is specified for commercial temperature operation from 0°C to 70°C. This range is explicitly defined in the Ordering Information table and applies to all electrical and timing parameters unless otherwise noted. It is not rated for industrial (−40°C to +85°C) or automotive (−40°C to +125°C) use - those variants carry suffixes like "-45RI" or "-45RA". The AT27C256R-45RC must be used within its stated 0°C–70°C envelope to guarantee tACC ≤ 45 ns and ISB ≤ 100 µA performance.
Can the AT27C256R-45RC be programmed in-circuit?
No, the AT27C256R-45RC cannot be reliably programmed in-circuit. Programming requires VPP = 12.0 V ±0.5 V applied to pin 1, which exceeds standard 5V system rails and risks damaging adjacent components. The datasheet mandates external programming equipment with precise voltage control, 0.1 µF VPP-to-GND decoupling, and strict timing (e.g., tPW = 95–105 µs). In-system programming is unsupported; the AT27C256R-45RC must be removed and programmed on a dedicated EPROM writer before soldering.
Does the AT27C256R-45RC require external pull-up resistors on its output pins?
No, the AT27C256R-45RC does not require external pull-up resistors on O0–O7. Its outputs are actively driven CMOS-compatible buffers with VOH ≥ 2.4 V at IOH = −400 µA and VOL ≤ 0.4 V at IOL = 2.1 mA, meeting TTL and CMOS logic thresholds directly. Pull-ups would interfere with bus contention management and violate the two-line control (CE/OE) architecture designed for shared-data-bus operation.
What is the purpose of the NC pins on the AT27C256R-45RC SOIC package?
The AT27C256R-45RC SOIC package has no NC (No Connect) pins - all 28 pins are assigned functions per the PDIP/SOIC top-view diagram: pins 1 (VPP), 10 (GND), 20 (VCC), and 28 (NC) are explicitly labeled, but pin 28 is designated NC only in PLCC and TSOP variants. In the 28R (SOIC) package, pin 28 is VCC. Therefore, no pins on the AT27C256R-45RC SOIC variant are NC; mislabeling may arise from cross-referencing other package drawings. Always verify against the SOIC-specific pinout on page 2 of the datasheet.
How is the Integrated Product Identification Code read from the AT27C256R-45RC?
The Integrated Product Identification Code is read by asserting CE = VIL and OE = VIL while setting A9 = VH (12.0 V ±0.5 V) and toggling A0 between VIL and VIH; all other address lines (A1–A14) must be held low. When A0 = VIL, the Manufacturer ID byte (0x1E) appears on O0–O7; when A0 = VIH, the Device Code byte (0x8C) appears. This sequence requires a dedicated 12 V source on A9 and is supported only by compliant EPROM programmers - it cannot be executed using standard 5 V microcontroller GPIO.
AT27C256R-45RC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-SOIC (0.342", 8.69mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EPROM
- Technology:
- EPROM - OTP
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 45 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
AT27C256R-45RC FAQ
1.How can I place an order for AT27C256R-45RC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT27C256R-45RC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT27C256R-45RC reliable?
The price and inventory of AT27C256R-45RC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT27C256R-45RC is usually 5 days.
3.What payment methods are accepted for AT27C256R-45RC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT27C256R-45RC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT27C256R-45RC?
AT27C256R-45RC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT27C256R-45RC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT27C256R-45RC?
For technical support, including AT27C256R-45RC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT27C256R-45RC requirements.
6.How does Aetrix verify that AT27C256R-45RC is sourced from the original manufacturer or authorized distributors?
All AT27C256R-45RC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT27C256R-45RC meets industry standards.
7.What is the process for return or replacement of AT27C256R-45RC?
All AT27C256R-45RC units undergo pre-shipment inspection (PSI). If there is an issue with AT27C256R-45RC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT27C256R-45RC part is unused and in its original packaging.
Return procedure for AT27C256R-45RC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT27C256R-45RC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

