Microchip Technology AT27C400-90JC
- Part No.:
- AT27C400-90JC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
AT27C400-90JC.pdf
- Description:
- IC EPROM 4MBIT PARALLEL 44PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:2,817
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT27C400-90JC from Atmel is a 4-megabit one-time programmable EPROM (OTP EPROM) organized as 256K × 16 or 512K × 8, with 90 ns read access time, 5V ±10% supply, and PLCC-44 packaging. It supports word-wide or byte-wide configuration via BYTE/VPP pin and operates across industrial temperature range (–40°C to +85°C). Used for firmware storage in 16-/32-bit microprocessor systems requiring nonvolatile, low-latency code execution.
For engineers reviewing the AT27C400-90JC datasheet, AT27C400-90JC pinout, AT27C400-90JC application, or AT27C400-90JC equivalent, key selection criteria include its 90 ns read timing, dual organization flexibility, 100 µA max standby current, JEDEC-standard PLCC-44 package, and Rapid™ programming at 50 µs/word - critical for embedded boot memory and legacy system upgrades.
Technical Context
The AT27C400-90JC implements a CMOS-based OTP EPROM architecture with two-line control (CE/OE), enabling bus contention-free operation in high-speed systems. Its BYTE/VPP pin selects between 256K × 16 (O15/A-1 as data output) and 512K × 8 (O15/A-1 as address A-1) configurations, allowing dynamic interface adaptation to 8-bit or 16-bit data buses.
It features integrated product identification (manufacturer ID 0x1E1E, device ID 0xF4F4), accessed via A9 = 12.0 V and A0 toggling, and supports rapid programming with 50 µs CE pulses and up to 10 retries per word. Standby current is specified at ≤100 µA with VPP = VCC, and active current ≤40 mA at 5 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4,194,304 bits (256K × 16 or 512K × 8) |
| Read Access Time | 90 ns - eliminates WAIT states in 16-/32-bit microprocessor systems |
| Supply Voltage | 5V ±10% - compatible with standard TTL/CMOS logic rails |
| Standby Current | ≤100 µA - enables low-power hold mode in battery-backed systems |
| Active Current | ≤40 mA at 5 MHz - defines power budget for sustained read bursts |
| Programming Speed | 50 µs/word typical - reduces firmware burn time in production programming |
| ESD Protection | 2,000V HBM - ensures robustness during handling and board assembly |
| Operating Temp | –40°C to +85°C - qualified for industrial-grade embedded environments |
Pinout & Package
AT27C400-90JC is packaged in a 44-lead Plastic J-Leaded Chip Carrier (PLCC), JEDEC MS-018 AC compliant, with 1.27 mm pitch and 16.5 mm × 16.5 mm body size. Pin 1 identified by corner notch; both GND pins (pins 23 and 32) must be connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A17 | Address Inputs | 18-bit address bus supporting full 256K-word or 512K-byte addressing |
| O0–O7 | Data Outputs (Lower Byte) | Active in byte-wide mode when A-1 = VIL or word-wide mode |
| O8–O14 | Data Outputs (Upper Byte, x16) | Driven only in word-wide mode; high-impedance in byte-wide upper/lower reads |
| O15/A-1 | Configurable Terminal | O15 output in word-wide mode; A-1 address input in byte-wide mode |
| BYTE/VPP | Mode Select / Program Supply | VIH → word-wide; VIL → byte-wide; 12.0 V required during programming |
| CE | Chip Enable | Active-low enable controlling device selection on shared data bus |
| OE | Output Enable | Active-low control for output buffer gating; enables fast bus turnaround |
| VCC | Power Supply | 5V ±10% main supply; must be applied before/removed after VPP |
| GND (×2) | Ground | Pins 23 and 32 - both must be connected to minimize noise and ensure latch-up immunity |
| NC | No Connect | Pins 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 24, 25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43 - electrically isolated |
Key Features
| Feature | Design Value |
|---|---|
| Word/Byte Configurability | Single-pin (BYTE/VPP) selection enables hardware-compatible reuse across 8-bit and 16-bit systems without PCB change |
| Rapid™ Programming | 50 µs/word typical programming time reduces production firmware load cycle duration by >70% vs. legacy EPROMs |
| Integrated ID Code | Manufacturer ID (0x1E1E) and Device ID (0xF4F4) allow automated programmer validation and BOM traceability |
| Two-Line Control (CE/OE) | Eliminates bus contention in multi-device systems and supports zero-wait-state burst reads |
| JEDEC-Standard PLCC | 44J package ensures compatibility with existing socketing, rework, and test infrastructure |
| High-Reliability CMOS | 200 mA latch-up immunity and 2,000V ESD protection meet industrial handling and field reliability requirements |
Applications
| Industrial PLC Firmware Storage | Legacy Embedded Boot ROM |
|---|---|
Use Scenario: Nonvolatile storage of ladder logic and I/O configuration in programmable logic controllers operating in factory-floor environments with wide temperature swings and electrical noise. IC Role / Device Role / Timing Role: Primary boot memory providing deterministic 90 ns instruction fetch to CPU during cold start and runtime firmware updates. Use Value: Industrial temperature rating (–40°C to +85°C) and 100 µA standby current ensure reliable operation during extended idle periods without thermal derating. | Use Scenario: Replacement ROM in discontinued 16-bit microcontroller-based medical instruments where original EPROMs are obsolete and sockets remain. IC Role / Device Role / Timing Role: Pin-compatible OTP EPROM delivering identical 256K × 16 organization and 90 ns access to maintain legacy timing margins. Use Value: PLCC-44 package and 5V compatibility allow direct socket replacement without adapter or layout modification. |
| Automotive Diagnostic Tool Memory | Test Equipment Firmware Repository |
Use Scenario: Storing diagnostic protocol stacks and vehicle-specific calibration tables in handheld OBD-II scanners used across diverse ambient conditions. IC Role / Device Role / Timing Role: Read-only firmware repository accessed sequentially during boot and on-demand during protocol negotiation. Use Value: 2,000V ESD protection prevents field failures during technician handling; byte-wide mode supports 8-bit MCU interfaces in cost-sensitive designs. | Use Scenario: Holding self-test routines and calibration constants in benchtop oscilloscopes and signal generators requiring long-term data integrity. IC Role / Device Role / Timing Role: High-reliability OTP storage for immutable firmware images verified at power-on and during periodic diagnostics. Use Value: Rapid™ programming enables efficient in-factory firmware personalization; integrated ID code ensures version-controlled flash verification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar OTP EPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT27C400-90JI | Same die, identical specs, but in 44-lead SOIC (44R) package instead of PLCC (44J) | Requires PCB footprint change; lacks PLCC's socket compatibility and mechanical retention | Select when surface-mount assembly and space constraints outweigh socket-based field serviceability |
| AM27C400-90DC | AMD-manufactured 4Mb OTP EPROM with 90 ns access, same 256K×16/512K×8 organization, but uses different programming voltage (12.5 V) and lacks integrated ID code | Requires updated programming algorithm and verification flow; no automatic device identification | Select only if Atmel supply continuity is unavailable and programming infrastructure supports voltage and protocol differences |
Compared with AT27C400-90JC, the AT27C400-90JI offers identical functionality in SOIC for automated assembly, while AM27C400-90DC provides second-source availability at the cost of programming infrastructure changes and loss of electronic ID traceability.
Availability
AT27C400-90JC is available at Aetrix Electronics and suitable for industrial PLC firmware storage, legacy embedded boot ROM replacement, and automotive diagnostic tool memory requiring stable component supply and long-term obsolescence management.
Supply support for AT27C400-90JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation was a U.S.-based semiconductor company specializing in microcontrollers, nonvolatile memory, and programmable logic, acquired by Microchip Technology in 2016.
The AT27C400 series was designed as a high-reliability, drop-in OTP EPROM replacement for legacy 27C-series devices, targeting industrial control, instrumentation, and automotive diagnostic systems requiring guaranteed data retention and JEDEC-standard packaging.
FAQ
What is the maximum standby current specification for AT27C400-90JC?
The AT27C400-90JC has a maximum standby current of 100 µA under CMOS conditions (CE = VCC ± 0.3V) with VPP = VCC. This value is measured at VCC = 5V and TA = 25°C, and applies to industrial temperature range operation. The AT27C400-90JC achieves this low quiescent draw through optimized CMOS design and dual-rail isolation, making it suitable for battery-buffered systems where power conservation is critical during idle states.
Does AT27C400-90JC support both 8-bit and 16-bit data bus interfaces?
Yes, the AT27C400-90JC supports both 8-bit and 16-bit data bus interfaces via the BYTE/VPP pin. When BYTE/VPP = VIH, the device operates in 256K × 16 word-wide mode with O0–O15 active. When BYTE/VPP = VIL, it operates in 512K × 8 byte-wide mode, using O0–O7 for lower byte and O15/A-1 as address A-1. This dual-mode capability allows the same AT27C400-90JC to serve in either architecture without redesign.
What programming voltage is required for AT27C400-90JC?
The AT27C400-90JC requires VPP = 12.0 V ± 0.5 V during programming, applied to the BYTE/VPP pin. VCC must be simultaneously present at 6.5 V ± 0.25 V, and VCC must be applied before and removed after VPP. This precise voltage sequencing is mandatory for reliable programming; applying VPP without proper VCC bias risks incomplete cell programming or device damage. The AT27C400-90JC does not support in-system programming and requires dedicated EPROM programmers.
Is AT27C400-90JC pin-compatible with older 27C400 variants?
Yes, the AT27C400-90JC maintains full pin compatibility with industry-standard 27C400-family EPROMs in PLCC-44 packaging, including identical pin functions, spacing, and electrical signaling (TTL/CMOS-compatible I/O). Its 44J footprint matches JEDEC MS-018 AC, ensuring direct socket replacement in legacy systems. However, AT27C400-90JC introduces Rapid™ programming and integrated ID code - features not present in earlier 27C400 versions - without altering pin behavior or timing in read mode.
What is the purpose of the O15/A-1 pin on AT27C400-90JC?
The O15/A-1 pin on AT27C400-90JC is a dual-function terminal whose role depends on BYTE/VPP state. In word-wide mode (BYTE/VPP = VIH), it serves as the O15 data output bit. In byte-wide mode (BYTE/VPP = VIL), it becomes address input A-1, extending addressing to select upper or lower byte within each 16-bit word. This pin enables the AT27C400-90JC to deliver flexible memory mapping without additional address lines, reducing system complexity in mixed-bus architectures.
AT27C400-90JC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 44-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EPROM
- Technology:
- EPROM - OTP
- Memory Size:
- 4Mbit
- Memory Organization:
- 512K x 8, 256K x 16
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 90 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PLCC (16.6x16.6)
AT27C400-90JC FAQ
1.How can I place an order for AT27C400-90JC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT27C400-90JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT27C400-90JC reliable?
The price and inventory of AT27C400-90JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT27C400-90JC is usually 5 days.
3.What payment methods are accepted for AT27C400-90JC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT27C400-90JC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT27C400-90JC?
AT27C400-90JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT27C400-90JC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT27C400-90JC?
For technical support, including AT27C400-90JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT27C400-90JC requirements.
6.How does Aetrix verify that AT27C400-90JC is sourced from the original manufacturer or authorized distributors?
All AT27C400-90JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT27C400-90JC meets industry standards.
7.What is the process for return or replacement of AT27C400-90JC?
All AT27C400-90JC units undergo pre-shipment inspection (PSI). If there is an issue with AT27C400-90JC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT27C400-90JC part is unused and in its original packaging.
Return procedure for AT27C400-90JC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT27C400-90JC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

