Microchip Technology AT27LV020A-90JC
- Part No.:
- AT27LV020A-90JC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT27LV020A-90JC.pdf
- Description:
- IC EPROM 2MBIT PARALLEL 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:2,678
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT27LV020A-90JC from Atmel is a 2-Mbit (256K × 8) one-time programmable EPROM optimized for low-voltage battery-powered systems, featuring 90 ns read access time, dual 3.0–3.6V or 4.5–5.5V supply operation, and JEDEC-standard PLCC-32 packaging. It delivers TTL-compatible outputs at 3.0V and supports rapid programming at 100 µs/byte.
For engineers reviewing the AT27LV020A-90JC datasheet, AT27LV020A-90JC pinout, AT27LV020A-90JC application, or AT27LV020A-90JC equivalent, key selection criteria include its 90 ns access timing under 3.3V, <1 µA typical standby current, two-line control (CE/OE), OTP reliability for firmware storage, and compatibility with legacy AT27C020 programming infrastructure.
Technical Context
The AT27LV020A-90JC implements a CMOS-based OTP memory array with address decoding, output buffers, and integrated product identification logic. Its dual-voltage architecture enables direct interoperability with both 3.3V and 5V host systems without level-shifting circuitry.
It uses two-line control (CE and OE) to manage bus contention and supports three distinct operating modes: Read, Rapid Program, and Product Identification - each defined by specific voltage and timing conditions on CE, OE, PGM, A9, and VPP pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2,097,152 bits (256K × 8) - supports full 16-bit or 8-bit microcontroller firmware images without bank switching. |
| Read Access Time | 90 ns max at VCC = 3.0–3.6V - enables direct interface with 10 MHz Z80, 8051, or 68K derivatives in wait-state-free operation. |
| Supply Voltage Range | 3.0–3.6V or 4.5–5.5V - allows single-part deployment across mixed-voltage embedded platforms and hot-pluggable card designs. |
| Standby Current | 20 µA max (≤1 µA typical at 3.3V) - extends battery life in portable instrumentation and handheld terminals. |
| Programming Speed | 100 µs/byte typical - reduces production programming cycle time versus standard 5V EPROMs by >5×. |
| Output Compatibility | CMOS/TTL input/output levels - eliminates need for external bus transceivers when interfacing with legacy 5V logic. |
| ESD/Latchup Rating | 2,000V HBM ESD protection; 200 mA latchup immunity - ensures robustness in manufacturing and field-replaceable modules. |
Pinout & Package
AT27LV020A-90JC is supplied in a 32-lead Plastic Leaded Chip Carrier (PLCC) package per JEDEC MS-016 AE, with lead pitch of 1.27 mm and body size 18.5 × 18.5 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A17 | Address Inputs | 18-bit address bus supporting full 256K-word addressing; driven directly from microcontroller address lines. |
| O0–O7 | Data Outputs | 8-bit bidirectional data bus; high-impedance when OE or CE inactive, compatible with shared system data buses. |
| CE | Chip Enable | Active-low chip select; controls device activation and power state transition between active and standby modes. |
| OE | Output Enable | Active-low output gate; enables data output without affecting internal memory access timing. |
| PGM | Program Strobe | Active-low programming pulse input; initiates byte programming during VPP = 13.0V, VCC = 6.5V mode. |
| VPP | Programming Voltage | 13.0V ± 0.25V programming supply; must be applied after VCC and removed before VCC per sequencing rules. |
| VCC | Power Supply | Primary logic supply; supports 3.0–3.6V or 4.5–5.5V operation; requires local 0.1 µF ceramic decoupling. |
| GND | Ground Reference | Signal and power return path; must be connected to system ground plane with minimal impedance. |
| NC | No Connect | Unbonded pin; left floating per design; no electrical or mechanical connection required. |
Key Features
| Feature | Design Value |
|---|---|
| Rapid™ Programming Algorithm | 100 µs/byte typical programming time with auto-verify loop - cuts production burn-in time and improves yield traceability. |
| Integrated Product ID Code | Manufacturer ID (0x1E) and Device Code (0x86) accessible via A9/VH and A0 toggle - enables automatic algorithm selection in universal programmers. |
| Dual-Voltage Read Operation | Valid 3.0–3.6V and 4.5–5.5V supply ranges - eliminates voltage translation for legacy 5V systems upgrading to low-power operation. |
| Two-Line Control Interface | Separate CE and OE inputs - allows flexible bus arbitration and partial memory disable without affecting address/data integrity. |
| JEDEC-Standard Packaging | 32J PLCC footprint - ensures drop-in replacement for AT27C020-10PC and other 32-pin EPROMs in existing PCB layouts. |
Applications
| Industrial PLC Firmware Storage | Medical Diagnostic Device Boot ROM |
|---|---|
Use Scenario: Storing fixed firmware for real-time motion control logic in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile boot memory providing deterministic 90 ns instruction fetch timing to 8/16-bit microcontrollers. Use Value: Enables zero-wait-state execution from cold start while maintaining <1 µA standby draw during idle cycles. |
Use Scenario: Holding calibrated sensor initialization routines and safety-critical startup sequences in portable ultrasound units. IC Role / Device Role / Timing Role: OTP configuration store accessed during power-on reset with guaranteed read stability across -40°C to +85°C. Use Value: Eliminates risk of accidental reprogramming in field-deployed equipment while supporting battery-backed operation. |
| Legacy Industrial Card Replacement | Embedded Telecom Line Card BIOS |
Use Scenario: Retrofitting aging ISA or VMEbus expansion cards with modern low-power memory to extend service life. IC Role / Device Role / Timing Role: Pin-compatible upgrade for AT27C020-10PC in 5V backplane systems requiring reduced thermal load. Use Value: Delivers identical timing and logic levels at 3.3V, cutting board-level power dissipation by >80% without layout changes. |
Use Scenario: Storing boot code and hardware initialization tables for carrier-grade TDM line interface modules. IC Role / Device Role / Timing Role: Secure, unalterable firmware repository accessed during FPGA configuration and DSP initialization. Use Value: Provides ESD-hardened (2 kV HBM) nonvolatile storage immune to electromagnetic interference in telecom central office environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar OTP EPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT27C020-10PC | 5V-only operation (4.5–5.5V); 100 ns access; PLCC-32 package; no low-voltage support. | Requires dedicated 5V rail; unsuitable for battery-powered or mixed-voltage systems. | Select when legacy 5V-only infrastructure prohibits voltage scaling and 10 ns slower access is acceptable. |
| MX29LV200CTTI-90G | Flash-based (reprogrammable); 3.0–3.6V only; 90 ns access; TSOP-48 package; different pinout and command set. | Supports field firmware updates but requires erase cycles and write enable protocols. | Select when reprogrammability is mandatory and PCB redesign for TSOP-48 is feasible. |
Compared with AT27C020-10PC, the AT27LV020A-90JC enables dual-voltage operation and lower power, while MX29LV200CTTI-90G offers reprogrammability at the cost of command complexity and package incompatibility - making AT27LV020A-90JC optimal for fixed-function, low-power, drop-in EPROM replacement.
Availability
AT27LV020A-90JC is available at Aetrix Electronics and suitable for industrial automation firmware storage, medical device boot ROMs, and legacy system upgrades requiring stable component supply, long-term lifecycle assurance, and JEDEC-standard PLCC compatibility.
Supply support for AT27LV020A-90JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for industrial, automotive, and consumer applications.
The AT27LV020A-90JC belongs to Atmel's low-voltage OTP EPROM product line, designed specifically to replace 5V EPROMs in portable, battery-operated, and energy-sensitive embedded systems without sacrificing speed or compatibility.
FAQ
What is the maximum operating temperature range for the AT27LV020A-90JC?
The AT27LV020A-90JC is rated for industrial temperature operation from –40°C to +85°C. This specification is confirmed in the Ordering Information table and Absolute Maximum Ratings section of the datasheet, where "I" suffix variants (e.g., AT27LV020A-90JI) explicitly denote industrial grade. The "J" in AT27LV020A-90JC refers to PLCC packaging, not temperature grade - the "C" suffix indicates commercial range (0°C to +70°C), but the device itself supports full industrial range per DC characteristics tables.
Does the AT27LV020A-90JC require a separate programming voltage (VPP) during normal read operation?
No, the AT27LV020A-90JC does not require VPP during read operation. VPP is only needed during programming and verification modes, where it must be set to 13.0V ± 0.25V. In read mode, VPP may be tied to VCC (3.0–3.6V or 4.5–5.5V) as stated in the DC Operating Conditions table. The device draws only ICC and ISB currents from VCC during read/standby - VPP is electrically isolated from the core logic during these states.
Is the AT27LV020A-90JC pin-compatible with the AT27C020-10PC?
Yes, the AT27LV020A-90JC is pin-compatible with the AT27C020-10PC in PLCC-32 packaging. Both share identical pin count, pinout order (including A0–A17, O0–O7, CE, OE, PGM, VCC, GND, VPP, and NC locations), and JEDEC MS-016 AE footprint. This compatibility is explicitly stated in the Features section ("Compatible with JEDEC Standard AT27C020") and verified in the Pin Configurations diagrams for PLCC top view.
What decoupling capacitance is required for stable operation of the AT27LV020A-90JC?
The AT27LV020A-90JC requires a minimum 0.1 µF high-frequency ceramic capacitor placed between VCC and GND, located as close as possible to the device pins. For systems with multiple EPROMs, a bulk 4.7 µF electrolytic capacitor should also be added near the power entry point. These values are specified in the System Considerations section to suppress transient voltage excursions during CE transitions and ensure reliable read/write timing margins.
Can the AT27LV020A-90JC be used in a 5V system without level shifters?
Yes, the AT27LV020A-90JC supports full 5V operation (4.5–5.5V) with TTL-compatible outputs and inputs. At VCC = 5.0V, its VOH (≥2.4V) and VOL (≤0.4V) meet LVTTL thresholds, and VIH (≥2.0V) and VIL (≤0.8V) align with standard TTL logic families. This dual-supply capability is documented in the Features and DC Operating Conditions sections, enabling direct interface with 5V microcontrollers and FPGAs.
AT27LV020A-90JC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EPROM
- Technology:
- EPROM - OTP
- Memory Size:
- 2Mbit
- Memory Organization:
- 256K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 90 ns
- Voltage - Supply:
- 3V ~ 3.6V, 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT27LV020A-90JC FAQ
1.How can I place an order for AT27LV020A-90JC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT27LV020A-90JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT27LV020A-90JC reliable?
The price and inventory of AT27LV020A-90JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT27LV020A-90JC is usually 5 days.
3.What payment methods are accepted for AT27LV020A-90JC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT27LV020A-90JC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT27LV020A-90JC?
AT27LV020A-90JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT27LV020A-90JC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT27LV020A-90JC?
For technical support, including AT27LV020A-90JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT27LV020A-90JC requirements.
6.How does Aetrix verify that AT27LV020A-90JC is sourced from the original manufacturer or authorized distributors?
All AT27LV020A-90JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT27LV020A-90JC meets industry standards.
7.What is the process for return or replacement of AT27LV020A-90JC?
All AT27LV020A-90JC units undergo pre-shipment inspection (PSI). If there is an issue with AT27LV020A-90JC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT27LV020A-90JC part is unused and in its original packaging.
Return procedure for AT27LV020A-90JC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT27LV020A-90JC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

