Microchip Technology AT28BV256-20JC
- Part No.:
- AT28BV256-20JC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28BV256-20JC.pdf
- Description:
- IC EEPROM 256KBIT PAR 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,632
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28BV256-20JC from Atmel is a 256 Kbit (32K × 8) parallel EEPROM operating from a single 2.7V–3.6V supply, featuring 200 ns read access time, 10 ms maximum page write cycle, JEDEC-standard byte-wide pinout, and hardware/software data protection. It serves as nonvolatile program/data storage in microcontroller-based industrial control modules requiring battery-voltage operation and field-upgradable firmware.
For engineers reviewing the AT28BV256-20JC datasheet, AT28BV256-20JC pinout, AT28BV256-20JC application, or AT28BV256-20JC equivalent, key selection criteria include its 200 ns read timing, 64-byte page write capability, CMOS standby current of 20 µA, JEDEC-compliant PLCC-32 package, and dual data protection mechanisms for reliable embedded firmware retention.
Technical Context
The AT28BV256-20JC implements a parallel interface with CE/OE/WE control logic enabling SRAM-like read/write cycles without external timing circuitry. Its internal 64-byte page register latches address and data during page writes, decoupling bus activity from internal programming.
Write completion is verified via DATA polling on I/O7 or toggle-bit detection on I/O6, both usable at any point during the 10 ms internal write cycle. Hardware protection includes VCC power-on delay, noise filtering on WE/CE inputs, and write-inhibit states enforced by OE high, CE high, or WE high.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 256 Kbit (32,768 × 8 bits) - supports full firmware image storage for 8-bit MCUs with minimal external memory footprint. |
| Read Access Time | 200 ns - enables direct execution from memory in real-time control loops without wait states. |
| Page Write Cycle | 10 ms max - allows efficient bulk parameter updates while maintaining system responsiveness during background writes. |
| Supply Voltage | 2.7V–3.6V - compatible with lithium coin-cell backup and modern low-voltage microcontroller I/O domains. |
| Standby Current | 20 µA (CMOS) - extends battery life in always-on industrial sensors and metering devices. |
| Endurance | 10,000 write/erase cycles - sufficient for firmware revision logging and configuration history in field-deployed equipment. |
| Data Retention | 10 years - ensures long-term reliability in unattended infrastructure monitoring systems. |
Pinout & Package
AT28BV256-20JC is packaged in a 32-lead Plastic J-Leaded Chip Carrier (PLCC-32), JEDEC MS-016 compliant, with 1.27 mm pitch, 12.45 mm × 14.95 mm body, and lead coplanarity ≤0.102 mm. Pins 1 and 17 are designated "Don't Connect" per datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A14 | Address Inputs | 15-bit address bus supporting full 32K-word addressing; A6–A14 define page boundaries for 64-byte page writes. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path; I/O7 provides DATA polling status, I/O6 delivers toggle-bit write-complete signal. |
| CE | Chip Enable | Active-low chip select; must be low with OE low and WE high for read access; initiates write when low with OE high and WE low. |
| OE | Output Enable | Active-low output control; disables outputs to high-impedance state when high, preventing bus contention in shared-memory systems. |
| WE | Write Enable | Active-low write strobe; falling edge latches address and data; combined with CE and OE states defines read/write/standby modes. |
| VCC | Power Supply | +2.7V to +3.6V supply; powers core logic and I/O buffers; internal voltage monitor enforces 10 ms write-enable delay after power-up. |
| GND | Ground Reference | Signal and power ground reference; decoupling capacitor required within 10 mm of VCC pin for stable 200 ns read timing. |
| NC / DC | No Connect / Don't Connect | Pins 1 and 17 are unconnected; must remain floating-no PCB trace or solder mask opening permitted. |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-Wide Pinout | Direct drop-in replacement for industry-standard 27C256 and 28C256 EPROMs/EEPROMs in legacy designs without PCB redesign. |
| 64-Byte Page Write | Reduces firmware update time by up to 64× versus byte-write mode, minimizing system downtime during field upgrades. |
| DATA Polling & Toggle Bit | Eliminates need for fixed-delay write timeouts; enables deterministic software-controlled write completion detection in real-time OS environments. |
| Hardware + Software Data Protection | Prevents accidental writes during power ramp-up/down and EMI events; software protection requires 3-byte unlock sequence before each write operation. |
| Extra 64-Byte ID Area | Provides dedicated nonvolatile space (7FC0H–7FFFH) for device serialization, calibration data, or firmware version tracking using standard read/write commands. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing user-defined I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via 8051 or ARM7 parallel bus; 200 ns read latency ensures deterministic scan-cycle timing. Use Value: Enables field reconfiguration without firmware reload; 10,000-cycle endurance supports daily parameter adjustments over 10+ years of operation. | Use Scenario: Retaining sensor calibration coefficients, patient usage logs, and safety-critical firmware patches in portable diagnostic equipment. IC Role / Device Role / Timing Role: Battery-backed data logger memory; 20 µA standby current extends coin-cell life beyond 5 years in sleep mode. Use Value: Meets IEC 62304 Class C software update requirements with verified write integrity via DATA polling and hardware write inhibit. |
| Automotive Body Control Module | Smart Energy Meter Firmware |
Use Scenario: Storing door lock patterns, mirror position presets, and lighting profiles in 12V automotive BCMs operating across -40°C to +85°C. IC Role / Device Role / Timing Role: Industrial-temperature EEPROM interfaced to Infineon XC2200 MCU; 2.7V–3.6V supply range accommodates brown-out conditions during cold cranking. Use Value: JEDEC pin compatibility allows reuse of existing PCB layout; software data protection prevents corruption during vehicle battery disconnect/reconnect events. | Use Scenario: Hosting firmware images and tariff tables in ANSI C12.22-compliant smart meters with remote OTA update capability. IC Role / Device Role / Timing Role: Dual-role memory: executes boot code from lower 8K and stores update payloads in upper 24K; page write minimizes communication window during RF transmission. Use Value: 10-year data retention guarantees compliance with utility-grade meter certification; extra 64-byte ID area stores unique meter serial and cryptographic keys. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST M28W256F | 5V-only supply (4.5V–5.5V); 250 ns read access; no software data protection; 100,000-cycle endurance. | Requires level-shifting for 3.3V systems; higher power consumption limits battery use; lacks dual-protection scheme for safety-critical updates. | Select when legacy 5V design compatibility is mandatory and endurance >10K cycles is required. |
| Microchip 25LC256 | SPI interface (serial); 3.3V supply; 5 ms write cycle; 1 MHz max clock; no page write addressing complexity. | Reduces pin count but adds software overhead for SPI protocol handling; unsuitable for SRAM-bus architectures requiring JEDEC pinout. | Select for new designs prioritizing PCB space savings and where MCU SPI peripherals are underutilized. |
Compared with ST M28W256F and Microchip 25LC256, the AT28BV256-20JC uniquely balances 2.7V–3.6V operation, JEDEC pin compatibility, 200 ns speed, and dual hardware/software write protection-making it optimal for upgrading legacy 27C256-based systems without compromising reliability or timing.
Availability
AT28BV256-20JC is available at Aetrix Electronics and suitable for industrial PLC configuration storage, medical device calibration data retention, and automotive body control module firmware backup requiring stable component supply across extended temperature ranges.
Supply support for AT28BV256-20JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for industrial, automotive, and consumer applications.
The AT28BV256 product line was designed specifically for battery-voltage parallel EEPROM replacement in legacy SRAM/EPROM-based systems, emphasizing low-power operation, JEDEC compatibility, and robust write protection for mission-critical firmware storage.
FAQ
What is the maximum page write size supported by the AT28BV256-20JC?
The AT28BV256-20JC supports a maximum page write size of 64 bytes. This is implemented via an internal 64-byte page register that latches address and data on the first write pulse, allowing subsequent bytes to be loaded within 150 µs intervals. All bytes in a single page write must reside on the same page defined by A6–A14 address lines, and the AT28BV256-20JC completes the internal programming automatically within 10 ms.
Does the AT28BV256-20JC require external high-voltage programming circuitry?
No, the AT28BV256-20JC operates from a single 2.7V–3.6V supply and does not require external high-voltage programming circuitry. All write operations-including byte and page writes-are executed using standard I/O voltage levels. The only exception is the optional 64-byte device identification area (7FC0H–7FFFH), which requires A9 raised to 12.0V ± 0.5V for access; this is strictly for ID memory and not used during normal AT28BV256-20JC operation.
How is write completion detected on the AT28BV256-20JC?
Write completion on the AT28BV256-20JC is detected using two hardware methods: DATA polling on I/O7 (which returns the complement of written data until completion) and the toggle-bit method on I/O6 (which toggles between 0 and 1 during programming and stabilizes upon completion). Both methods are usable at any time during the write cycle and eliminate the need for fixed timing delays. The AT28BV256-20JC specification guarantees these features function identically across all temperature and voltage conditions within its operating range.
What package type is used for the AT28BV256-20JC?
The AT28BV256-20JC uses a 32-lead Plastic J-Leaded Chip Carrier (PLCC-32) package, per JEDEC MS-016 Variation AE. Its dimensions are 12.45 mm × 14.95 mm with 1.27 mm lead pitch. Pins 1 and 17 are designated "Don't Connect" and must remain unconnected on the PCB. This package provides robust thermal performance and mechanical stability for industrial applications, and the AT28BV256-20JC's PLCC variant is pin-compatible with other members of the AT28BV256 family in the same package option.
Is the AT28BV256-20JC suitable for automotive applications?
The AT28BV256-20JC is rated for industrial temperature range (–40°C to +85°C) and meets key automotive subsystem requirements such as 2.7V–3.6V operation during cold-crank conditions and robust EMI immunity via hardware write-inhibit and noise-filtered WE/CE inputs. While not AEC-Q100 qualified, the AT28BV256-20JC has been widely deployed in automotive body control modules, infotainment configuration storage, and telematics firmware backup where extended temperature tolerance and proven field reliability are required. Its 10-year data retention and 10,000-cycle endurance align with typical automotive service life expectations.
AT28BV256-20JC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 200 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28BV256-20JC FAQ
1.How can I place an order for AT28BV256-20JC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28BV256-20JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28BV256-20JC reliable?
The price and inventory of AT28BV256-20JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28BV256-20JC is usually 5 days.
3.What payment methods are accepted for AT28BV256-20JC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28BV256-20JC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28BV256-20JC?
AT28BV256-20JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28BV256-20JC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28BV256-20JC?
For technical support, including AT28BV256-20JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28BV256-20JC requirements.
6.How does Aetrix verify that AT28BV256-20JC is sourced from the original manufacturer or authorized distributors?
All AT28BV256-20JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28BV256-20JC meets industry standards.
7.What is the process for return or replacement of AT28BV256-20JC?
All AT28BV256-20JC units undergo pre-shipment inspection (PSI). If there is an issue with AT28BV256-20JC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28BV256-20JC part is unused and in its original packaging.
Return procedure for AT28BV256-20JC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28BV256-20JC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

