Microchip Technology AT28BV256-20SC
- Part No.:
- AT28BV256-20SC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AT28BV256-20SC.pdf
- Description:
- IC EEPROM 256KBIT PAR 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,503
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28BV256-20SC from Atmel is a 256 Kbit (32K × 8) parallel EEPROM operating from a single 2.7V–3.6V supply, featuring 200 ns read access time, 10 ms maximum page write cycle, JEDEC-standard byte-wide pinout, and hardware/software data protection. It serves as nonvolatile program/data storage in embedded controllers, industrial PLCs, and telecom line cards requiring battery-voltage operation and field-upgradable firmware.
For engineers reviewing the AT28BV256-20SC datasheet, AT28BV256-20SC pinout, AT28BV256-20SC application, or AT28BV256-20SC equivalent, key selection criteria include its 200 ns read timing, 64-byte page write capability, CMOS standby current of 20 µA, DATA polling/Toggle Bit write completion detection, and compatibility with standard SRAM bus interfaces without external logic.
Technical Context
The AT28BV256-20SC implements a parallel interface with CE/OE/WE control logic enabling SRAM-like read/write cycles. Its internal 64-byte page register latches address and data during page writes, decoupling the host bus for concurrent operations while an internal timer manages autonomous programming.
Write completion is verified via dual methods: DATA polling on I/O7 (complement-to-data then true data) and Toggle Bit behavior on I/O6 (toggling until write ends). Hardware protection includes VCC power-on delay (~10 ms), noise filtering (<15 ns pulse rejection), and write-inhibit states; software protection requires a three-byte unlock sequence before each write operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 256 Kbit (32,768 × 8 bits) - supports full firmware image or configuration table storage in space-constrained designs. |
| Read Access Time | 200 ns - enables direct replacement of fast SRAM in boot code or lookup table applications without timing redesign. |
| Page Write Cycle | 10 ms max - allows efficient bulk updates of up to 64 bytes per cycle, reducing host CPU overhead versus byte-by-byte writes. |
| Supply Voltage | 2.7V–3.6V - compatible with 3.3V systems and battery-backed operation down to 2.7V without level shifters. |
| Standby Current | 20 µA (CMOS) - minimizes quiescent power in always-on industrial sensors or remote monitoring nodes. |
| Endurance | 10,000 write/erase cycles - sufficient for infrequent configuration updates or calibration data logging over product lifetime. |
| Data Retention | 10 years - ensures long-term reliability of stored parameters without refresh in unpowered storage scenarios. |
Pinout & Package
AT28BV256-20SC uses a 28-pin SOIC (28S) package per JEDEC MS-013, 0.300" body width, with 1.27 mm pitch. Pin 1 is marked by a beveled corner; pins 1–14 and 15–28 are on opposing sides. NC pins (A11, A12, A14 in some configurations) are not internally connected and must remain unconnected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A14 | Address Inputs | 15-bit address bus selecting one of 32,768 memory locations; A6–A14 define page boundaries for 64-byte writes. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path for reads/writes; I/O7 used for DATA polling, I/O6 for Toggle Bit status indication. |
| CE | Chip Enable | Active-low chip select; when high, device enters high-impedance standby mode regardless of OE/WE state. |
| OE | Output Enable | Active-low output control; used with CE to prevent bus contention during read cycles. |
| WE | Write Enable | Active-low write strobe; falling edge latches address/data; combined with CE for byte/page write initiation. |
| VCC | Power Supply | +2.7V to +3.6V supply; powers internal logic and charge pump for write/erase operations. |
| GND | Ground | Reference return path for all signals and power; must be low-impedance to support fast 200 ns transitions. |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-Wide Pinout | Direct drop-in replacement for legacy 27C256/27C512 EPROMs and 62256 SRAMs in existing PCB layouts. |
| 64-Byte Page Write | Reduces firmware update time by >95% vs. sequential byte writes, minimizing host processor blocking during reprogramming. |
| DATA Polling & Toggle Bit | Eliminates need for fixed-delay wait states; enables deterministic, bus-efficient write completion detection in real-time systems. |
| Hardware + Software Data Protection | Prevents accidental writes during power ramp-up/down or noise events; software lock requires 3-byte unlock sequence before each write. |
| Extra 64-Byte ID Area | Provides dedicated nonvolatile space (7FC0H–7FFFH, accessed with A9 = 12V) for unique device serialization or calibration data storage. |
Applications
| Industrial PLC Configuration Storage | Telecom Line Card Firmware |
|---|---|
Use Scenario: Storing user-defined I/O mapping tables and PID tuning parameters in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Nonvolatile configuration memory retaining settings across power cycles; accessed via parallel bus during boot and runtime parameter reads. Use Value: Enables field-upgradable logic configurations without hardware changes; 20 µA standby current extends battery backup life in uninterruptible control modules. | Use Scenario: Holding boot loader and protocol stack firmware in carrier-grade DSLAM and optical line terminal equipment. IC Role / Device Role / Timing Role: Primary firmware storage device interfaced directly to microcontroller's external memory bus; supports hot-swappable module reprogramming. Use Value: 200 ns read access meets tight boot timing requirements; page write capability accelerates field firmware patches without service interruption. |
| Medical Device Calibration Data | Automotive Body Control Module Settings |
Use Scenario: Archiving sensor calibration coefficients and usage logs in portable diagnostic instruments operating across -40°C to +85°C ambient. IC Role / Device Role / Timing Role: High-reliability data logger memory; written infrequently but read at every power-on for sensor compensation. Use Value: 10-year data retention ensures accuracy over instrument lifetime; industrial temperature rating (-40°C to +85°C) matches medical environmental specs. | Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in automotive body control units with battery backup. IC Role / Device Role / Timing Role: Battery-voltage EEPROM providing persistent user preference storage independent of main ECU power rail. Use Value: 2.7V–3.6V operation aligns with vehicle battery voltage range; hardware write protection prevents corruption during ignition transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST M28W256F | 256 Kbit, 2.7V–3.6V, 200 ns access, but uses different software unlock sequence and lacks Toggle Bit detection. | Requires firmware adaptation for write completion polling; no dedicated ID area. | Choose if ST ecosystem integration is prioritized over identical Atmel command set. |
| Microchip 25LC256 | 256 Kbit SPI EEPROM, 2.5V–5.5V, 5 MHz interface; serial vs. parallel, no page write acceleration. | Needs SPI controller and software driver; slower effective write throughput due to serial bit-banging overhead. | Choose for board space reduction and simplified routing where parallel bus is unavailable. |
Compared with ST M28W256F and Microchip 25LC256, the AT28BV256-20SC delivers faster deterministic write completion via dual-status signaling, JEDEC-compatible pinout for legacy design reuse, and integrated 64-byte ID space-making it optimal for SRAM-bus-based industrial and telecom systems requiring field firmware updates and calibration persistence.
Availability
AT28BV256-20SC is available at Aetrix Electronics and suitable for industrial PLCs, telecom line cards, medical diagnostics, automotive body control modules, and embedded instrumentation requiring stable component supply with guaranteed long-term availability.
Supply support for AT28BV256-20SC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) was a U.S.-based semiconductor company specializing in microcontrollers, nonvolatile memory, and security ICs, known for robust industrial-grade products and long-lifecycle support.
The AT28BV256 series belongs to Atmel's battery-voltage parallel EEPROM product line, designed specifically for reliable, low-power, field-upgradable nonvolatile storage in systems constrained by 3.3V rails and demanding extended data retention.
FAQ
What is the maximum page write size supported by the AT28BV256-20SC?
The AT28BV256-20SC supports a maximum page write size of 64 bytes. This is enabled by its internal 64-byte page register, which latches address and data during a single write cycle. All bytes written in one page operation must reside on the same page, defined by address bits A6–A14. The AT28BV256-20SC enforces this boundary strictly-exceeding the 64-byte limit or crossing page boundaries mid-write will terminate the operation and initiate internal programming.
Does the AT28BV256-20SC require a 12V supply for normal operation?
No, the AT28BV256-20SC operates exclusively from a 2.7V–3.6V supply for all standard read, write, and erase functions. A 12V ±0.5V supply on pin A9 is required only for accessing the optional 64-byte device identification area (7FC0H–7FFFH); this is a one-time or infrequent operation and not part of routine firmware or configuration storage. The AT28BV256-20SC contains an internal charge pump that generates necessary high voltages for programming from the 3.3V rail.
How does hardware write protection work on the AT28BV256-20SC?
Hardware write protection on the AT28BV256-20SC operates through three mechanisms: (1) a VCC power-on delay (~10 ms after VCC reaches 1.8V) prevents writes during power ramp-up; (2) write inhibition occurs if any of OE is low, CE is high, or WE is high; and (3) input noise filtering rejects pulses <15 ns on CE or WE. These features ensure the AT28BV256-20SC remains immune to spurious writes during system power transitions or EMI events without software intervention.
Can the AT28BV256-20SC be used as a direct replacement for a 27C256 EPROM?
Yes, the AT28BV256-20SC features a JEDEC-approved byte-wide pinout identical to the 27C256 EPROM, including matching A0–A14, I/O0–I/O7, CE, OE, and WE pin assignments. However, unlike UV-erasable EPROMs, the AT28BV256-20SC supports in-system electrical erasure and writing. To replace a 27C256, ensure the host system provides proper write enable sequencing and respects the AT28BV256-20SC's software unlock requirement for writes.
What is the purpose of the Toggle Bit feature on the AT28BV256-20SC?
The Toggle Bit feature on the AT28BV256-20SC uses I/O6 to signal write completion: during an active write cycle, successive reads cause I/O6 to toggle between 0 and 1; once the write finishes, I/O6 stabilizes and valid data appears on all outputs. This provides a second, independent method-alongside DATA polling on I/O7-for detecting write end without fixed delays. The AT28BV256-20SC guarantees this behavior across all temperature ranges and supply voltages within spec.
AT28BV256-20SC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 200 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
AT28BV256-20SC FAQ
1.How can I place an order for AT28BV256-20SC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28BV256-20SC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28BV256-20SC reliable?
The price and inventory of AT28BV256-20SC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28BV256-20SC is usually 5 days.
3.What payment methods are accepted for AT28BV256-20SC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28BV256-20SC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28BV256-20SC?
AT28BV256-20SC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28BV256-20SC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28BV256-20SC?
For technical support, including AT28BV256-20SC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28BV256-20SC requirements.
6.How does Aetrix verify that AT28BV256-20SC is sourced from the original manufacturer or authorized distributors?
All AT28BV256-20SC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28BV256-20SC meets industry standards.
7.What is the process for return or replacement of AT28BV256-20SC?
All AT28BV256-20SC units undergo pre-shipment inspection (PSI). If there is an issue with AT28BV256-20SC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28BV256-20SC part is unused and in its original packaging.
Return procedure for AT28BV256-20SC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28BV256-20SC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

