Microchip Technology AT28BV64-30JC
- Part No.:
- AT28BV64-30JC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28BV64-30JC.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,052
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28BV64-30JC from Atmel is a 64K (8K × 8) parallel EEPROM operating at 2.7V–3.6V, featuring 300 ns read access time, 3 ms byte write cycle, and JEDEC-standard byte-wide pinout. It supports direct microprocessor control via DATA polling and open-drain RDY/BUSY output, and is designed for battery-powered embedded systems requiring nonvolatile storage with low active (8 mA) and standby (50 µA) current.
For engineers reviewing the AT28BV64-30JC datasheet, AT28BV64-30JC pinout, AT28BV64-30JC application, or AT28BV64-30JC equivalent, key selection criteria include its 300 ns read timing, 2.7–3.6 V single-supply operation, CMOS standby current under 50 µA, JEDEC-compliant 32-pin PLCC package, and support for both commercial (0°C to 70°C) and industrial (−40°C to 85°C) temperature ranges.
Technical Context
The AT28BV64-30JC implements a static RAM-compatible interface for reads and writes without external timing logic. Its internal self-timed write cycle uses an on-chip control timer to clear and program latched data after WE or CE activation, eliminating external wait-state generation.
Two hardware-based write completion detection methods are supported: level-sensitive RDY/BUSY (open-drain, active-low) and DATA polling (I/O7 toggles to complement during write, returns to true data at completion). Write protection includes VCC sense (<1.8 V inhibits write), 10 ms power-on delay, and input-level inhibition (OE low, CE high, or WE high).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8), organized as byte-addressable nonvolatile storage |
| Read Access Time | 300 ns - enables direct interfacing with 3.3 V microcontrollers running ≤3.3 MHz bus clocks |
| Byte Write Cycle | 3 ms - self-timed internal programming eliminates need for external write-strobe timing control |
| Supply Voltage | 2.7 V to 3.6 V - compatible with single-supply 3.3 V systems and battery-backed operation |
| Active Current | 8 mA - supports low-power embedded host interfaces without thermal derating |
| Standby Current | 50 µA - meets battery-life requirements in always-on or infrequently accessed memory applications |
| Endurance | 100,000 write/erase cycles - suitable for firmware parameter logging and configuration storage |
| Data Retention | 10 years - guaranteed retention at 85°C, enabling long-term deployment in industrial environments |
Pinout & Package
AT28BV64-30JC is packaged in a 32-lead Plastic J-Leaded Chip Carrier (PLCC), compliant with JEDEC MS-016 AE standard, with 1.27 mm pitch and body size 11.9 mm × 11.9 mm × 3.56 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus supporting full 8K-word addressing; TTL/CMOS compatible inputs |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel data path; supports true read/write without direction control pins |
| CE | Chip Enable | Active-low chip select; enables device when low and OE/WE satisfy read/write conditions |
| OE | Output Enable | Active-low output gate; controls data bus tristate during reads and write inhibit |
| WE | Write Enable | Active-low write strobe; initiates byte write on falling edge, latches address/data |
| RDY/BUSY | Open-Drain Status Output | Active-low during internal write; allows wired-OR connection of multiple devices to shared status line |
| VCC | Power Supply | 2.7–3.6 V supply input; includes internal VCC-sense circuitry for write protection |
| GND | Ground Reference | Signal and power ground reference for all I/O and internal logic |
| NC | No Connect | Unbonded pin; must remain unconnected per design specification |
Key Features
| Feature | Design Value |
|---|---|
| DATA Polling Support | Enables software-driven write completion detection by monitoring I/O7 complement state without external hardware |
| RDY/BUSY Open-Drain Output | Allows multi-device status sharing on a single bus line, reducing system-level GPIO count and simplifying timing coordination |
| JEDEC Byte-Wide Pinout | Ensures drop-in compatibility with legacy SRAM and EPROM sockets, minimizing PCB redesign effort |
| VCC Sense Write Inhibit | Prevents corruption during brown-out or power ramp-up by disabling writes below ~1.8 V, independent of host control |
| Internal Error Correction | Extends endurance and improves data retention reliability beyond standard EEPROM process limits |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data Logging |
|---|---|
Use Scenario: Storing user-configurable I/O mapping, scaling factors, and alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed infrequently but requiring guaranteed 10-year data retention and immunity to power loss during writes. Use Value: AT28BV64-30JC's 50 µA standby current extends battery backup life, while its 300 ns read time ensures fast parameter recall during PLC boot or mode change. | Use Scenario: Recording sensor calibration coefficients and usage history in portable diagnostic equipment powered by rechargeable Li-ion batteries. IC Role / Device Role / Timing Role: Parameter EEPROM interfaced directly to an 8-bit microcontroller via parallel bus, supporting field updates without external programming hardware. Use Value: AT28BV64-30JC's 2.7–3.6 V operation matches battery voltage range, and its VCC-sense write protection prevents data corruption during low-battery shutdown. |
| Automotive Body Control Module NVM | Point-of-Sale Terminal Firmware Patch Storage |
Use Scenario: Holding seat/mirror position presets and lighting profiles in automotive BCMs operating across −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Industrial-grade EEPROM providing robust nonvolatile storage with guaranteed 100,000-cycle endurance for frequent user adjustments. Use Value: AT28BV64-30JC's industrial temperature rating and 10-year data retention meet AEC-Q100-relevant reliability expectations for automotive comfort systems. | Use Scenario: Storing minor firmware patches and localization strings in retail terminals where field updates occur monthly via USB stick. IC Role / Device Role / Timing Role: Parallel EEPROM used as secondary code storage, updated only during maintenance windows and read at every boot. Use Value: AT28BV64-30JC's 3 ms byte write time enables fast patch application, and its JEDEC pinout allows reuse of existing SRAM footprint on legacy terminal PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT28C64B-15PU | 5V-only supply (4.5–5.5 V); 150 ns read access; PDIP-28 package | Requires 5 V rail; faster read but incompatible with 3.3 V systems; no VCC-sense write protection | Select only for legacy 5 V designs needing sub-200 ns access; not suitable for battery or mixed-voltage systems |
| ST M28W640ECT | 3.3 V supply (2.7–3.6 V); 70 ns read; 100 µA standby; TSOP-48 package | Higher speed and lower standby current, but requires 48-pin layout and lacks RDY/BUSY pin | Preferred for new high-speed designs with space-constrained layouts; requires redesign for status monitoring |
Compared with AT28C64B-15PU and ST M28W640ECT, the AT28BV64-30JC uniquely balances 3.3 V compatibility, JEDEC pinout, integrated RDY/BUSY signaling, and ultra-low standby current-making it optimal for cost-sensitive, battery-aware industrial upgrades where PCB reuse and power budget are critical.
Availability
AT28BV64-30JC is available at Aetrix Electronics and suitable for industrial PLC configuration storage, medical device calibration data logging, and automotive body control module NVM requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for AT28BV64-30JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for embedded systems.
The AT28BV64 product line was designed specifically for low-voltage, battery-powered applications requiring reliable, byte-erasable nonvolatile memory with minimal external support circuitry and direct microprocessor interfacing.
FAQ
What is the operating voltage range of the AT28BV64-30JC?
The AT28BV64-30JC operates over a supply voltage range of 2.7 V to 3.6 V. This single-supply range enables direct integration into 3.3 V systems and battery-powered applications such as portable medical devices and industrial sensors. Operation outside this range may result in undefined behavior or failure to meet timing specifications, and the internal VCC-sense circuit disables writes below approximately 1.8 V to prevent data corruption.
Does the AT28BV64-30JC support both hardware and software methods for detecting write completion?
Yes, the AT28BV64-30JC provides two independent write completion detection mechanisms: hardware-based RDY/BUSY (an open-drain active-low output) and software-based DATA polling (monitoring I/O7 for complement-to-true transition). Both methods are fully functional and can be used interchangeably depending on system architecture-RDY/BUSY reduces CPU overhead, while DATA polling avoids additional GPIO usage. The AT28BV64-30JC datasheet specifies tDB ≤ 50 ns for RDY/BUSY assertion and guarantees deterministic polling behavior.
What package type is used for the AT28BV64-30JC, and is it lead-free?
The AT28BV64-30JC is supplied in a 32-lead Plastic J-Leaded Chip Carrier (PLCC) package, per JEDEC MS-016 AE standard. Per Atmel's 1998 documentation and Microchip's legacy compliance records, this variant uses SnPb (tin-lead) solder finish and is not RoHS-compliant. For lead-free alternatives, consult Microchip's current AT28BV64B family or equivalent replacements with "-10" or "-G" suffixes, as the AT28BV64-30JC itself does not meet modern Pb-free requirements.
How many write/erase cycles is the AT28BV64-30JC rated for, and what ensures its endurance?
The AT28BV64-30JC is rated for 100,000 write/erase cycles. Its endurance is enhanced by internal error correction circuitry that compensates for oxide degradation during repeated programming, extending usable life beyond standard EEPROM process limits. This feature, combined with precise charge-pump control and verify algorithms, ensures consistent performance across the full industrial temperature range (−40°C to +85°C) and contributes to the device's 10-year data retention guarantee.
Can the AT28BV64-30JC be used as a direct replacement for standard SRAM in existing designs?
The AT28BV64-30JC shares JEDEC-standard byte-wide pinout and SRAM-like read timing (300 ns), allowing it to occupy the same socket as many 8K × 8 SRAMs-but it is not a drop-in SRAM replacement due to fundamental differences in write behavior. Unlike SRAM, the AT28BV64-30JC requires explicit write enable sequencing, has a 3 ms self-timed write cycle, and needs RDY/BUSY or DATA polling to avoid bus contention. Therefore, while PCB footprint and read interface are compatible, firmware and timing logic must be adapted to accommodate nonvolatile write semantics. The AT28BV64-30JC is intended for persistent storage-not volatile working memory.
AT28BV64-30JC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- 300 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- 0°C ~ 70°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28BV64-30JC FAQ
1.How can I place an order for AT28BV64-30JC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28BV64-30JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28BV64-30JC reliable?
The price and inventory of AT28BV64-30JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28BV64-30JC is usually 5 days.
3.What payment methods are accepted for AT28BV64-30JC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28BV64-30JC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28BV64-30JC?
AT28BV64-30JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28BV64-30JC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28BV64-30JC?
For technical support, including AT28BV64-30JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28BV64-30JC requirements.
6.How does Aetrix verify that AT28BV64-30JC is sourced from the original manufacturer or authorized distributors?
All AT28BV64-30JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28BV64-30JC meets industry standards.
7.What is the process for return or replacement of AT28BV64-30JC?
All AT28BV64-30JC units undergo pre-shipment inspection (PSI). If there is an issue with AT28BV64-30JC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28BV64-30JC part is unused and in its original packaging.
Return procedure for AT28BV64-30JC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28BV64-30JC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

