My Inquiry
My Account
Microchip Technology AT28BV64-30JI
- Part No.:
- AT28BV64-30JI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
AT28BV64-30JI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 32PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,546
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28BV64-30JI from Atmel is a 64K (8K × 8) parallel EEPROM designed for battery-powered systems, operating at 2.7V–3.6V with 300 ns read access time, 3 ms byte write cycle, and 50 µA CMOS standby current. It supports direct microprocessor control via READY/BUSY open-drain output and DATA polling on I/O7, and is qualified for industrial temperature range (−40°C to +85°C).
For engineers reviewing the AT28BV64-30JI datasheet, AT28BV64-30JI pinout, AT28BV64-30JI application, or AT28BV64-30JI equivalent, key selection criteria include JEDEC byte-wide pin compatibility, low-voltage write enable timing (tWP = 150–1000 ns), RDY/BUSY signaling for write-cycle synchronization, and industrial-grade reliability (100,000 endurance cycles, 10-year data retention).
Technical Context
The AT28BV64-30JI implements a static RAM-compatible interface: reads occur when CE and OE are low and WE is high; byte writes initiate on falling WE (or CE) with internal self-clear-and-write timing. Its RDY/BUSY pin operates as an open-drain output tied low during write execution and released upon completion, enabling OR-tying across multiple devices.
Data polling is implemented by monitoring I/O7 - during active write, it returns complemented data; upon completion, true data appears on all I/O lines. Write protection includes VCC sense (<1.8V inhibition), 10 ms power-on delay, and hardware-level inhibit via OE/CE/WE logic states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8), byte-addressable nonvolatile storage |
| Supply Voltage | 2.7V–3.6V - enables direct operation from single-cell Li-ion or 3.3V system rails |
| Read Access Time | 300 ns - meets timing for 3.3 MHz bus interfaces without wait states |
| Byte Write Cycle | 3 ms - deterministic internal timing eliminates need for external write-strobe control |
| Standby Current | 50 µA - supports multi-year battery life in always-on embedded logging applications |
| Endurance | 100,000 write/erase cycles - suitable for firmware patch storage or configuration parameter updates |
| Data Retention | 10 years at +85°C - validated for industrial deployment without refresh |
Pinout & Package
AT28BV64-30JI is packaged in a 32-lead Plastic J-Leaded Chip Carrier (PLCC), JEDEC MS-016 AE compliant, with 1.27 mm pitch and surface-mount footprint. Pin 1 is index-marked; NC pins (A9, A11) are no-connect per device variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus for full 8K-word decoding; A9 and A11 are NC in this variant |
| I/O0–I/O7 | Bidirectional Data Bus | CMOS-compatible 8-bit parallel interface; I/O7 used for DATA polling during write |
| CE | Chip Enable | Active-low chip select; latches address on falling edge during write |
| OE | Output Enable | Active-low read control; must be high during write to avoid bus contention |
| WE | Write Enable | Active-low write strobe; falling edge initiates internal write sequence |
| RDY/BUSY | Open-Drain Status Output | Pulled low during write; released high-Z at completion - supports wired-OR multi-device status bus |
| VCC, GND | Power Supply | 2.7V–3.6V core supply; decoupling required within 10 mm of pins |
| NC | No Connect | A9 and A11 are unconnected internally - must be left floating or tied to GND per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| JEDEC Byte-Wide Pinout | Direct drop-in replacement for industry-standard 28-pin and 32-pin parallel EEPROMs without PCB redesign |
| DATA Polling on I/O7 | Enables software-driven write-completion detection without dedicated status pins or timing loops |
| RDY/BUSY Open-Drain Output | Allows shared status bus across multiple AT28BV64-30JI devices for synchronized firmware update sequences |
| VCC Sense Write Inhibit | Prevents corruption during brown-out by disabling writes below 1.8V, critical for battery-backed systems |
| Industrial Temperature Range | Guaranteed operation from −40°C to +85°C - qualified for automotive body control and industrial PLC modules |
Applications
| Smart Meter Firmware Storage | Industrial PLC Configuration Memory |
|---|---|
Use Scenario: Storing calibrated sensor coefficients and tariff tables in electricity/water meters with 10+ year field life. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed during boot and periodic calibration; RDY/BUSY synchronizes writes during firmware OTA updates. Use Value: 10-year data retention and 100,000-cycle endurance ensure reliable parameter persistence across meter lifetime without field replacement. | Use Scenario: Holding user-defined ladder logic parameters and I/O mapping in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Parallel EEPROM interfaced directly to microcontroller's external memory bus; byte-write capability allows selective parameter updates without full erase. Use Value: 300 ns read access enables real-time parameter fetch during scan cycles; 50 µA standby current minimizes power draw during sleep modes. |
| Medical Device Calibration Data | Automotive Body Control Module |
Use Scenario: Storing factory-calibrated ADC offsets and sensor linearization tables in portable diagnostic equipment. IC Role / Device Role / Timing Role: Secure, low-power nonvolatile memory accessed only during device initialization or recalibration routines. Use Value: Industrial temperature rating (−40°C to +85°C) and VCC-sense write protection prevent data corruption during cold-start or thermal cycling. | Use Scenario: Storing door lock actuator profiles and lighting dimming curves in vehicle body control units. IC Role / Device Role / Timing Role: Directly mapped into MCU address space as configuration ROM; RDY/BUSY signal coordinates writes during ignition-off programming. Use Value: 2.7V–3.6V operation matches automotive 3.3V domain; PLCC package provides mechanical robustness against vibration-induced solder fatigue. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST M28W640ECB90N6E | 64 Mbit (8M × 8), 90 ns access, 3.3V-only supply, SOIC-32 package | Higher density and speed but lacks RDY/BUSY pin and industrial temp support | Select when faster read performance and larger capacity are required, and software polling is acceptable |
| Microchip 25LC640A-I/P | 64 Kbit SPI EEPROM, 2.5V–5.5V, PDIP-8, 5 ms write cycle | Serial interface reduces pin count but adds protocol overhead; no hardware RDY/BUSY | Select for space-constrained designs where serial interface simplifies routing and reduces MCU GPIO usage |
Compared with ST M28W640ECB90N6E and Microchip 25LC640A-I/P, the AT28BV64-30JI uniquely combines JEDEC byte-wide compatibility, hardware RDY/BUSY signaling, industrial temperature qualification, and ultra-low 50 µA standby current - making it optimal for legacy-mapped, battery-sensitive, and safety-critical embedded systems requiring deterministic write completion detection.
Availability
AT28BV64-30JI is available at Aetrix Electronics and suitable for smart meter firmware storage, industrial PLC configuration memory, and medical device calibration data requiring stable component supply across extended product lifecycles.
Supply support for AT28BV64-30JI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for industrial, automotive, and consumer applications.
The AT28BV64 product line was engineered for low-voltage, battery-operated embedded systems requiring reliable, pin-compatible parallel EEPROM with hardware write-status signaling and extended data retention.
FAQ
What is the maximum operating voltage for the AT28BV64-30JI?
The AT28BV64-30JI has a specified supply voltage range of 2.7V to 3.6V. Operation above 3.6V violates absolute maximum ratings and may cause permanent damage. The device includes VCC-sense circuitry that inhibits writes below ~1.8V, ensuring data integrity during brown-out conditions. This makes the AT28BV64-30JI particularly suited for single-cell lithium battery systems where voltage can sag near end-of-life.
Does the AT28BV64-30JI support hardware write completion detection?
Yes, the AT28BV64-30JI provides hardware write completion detection via its open-drain RDY/BUSY pin (Pin 1). During a byte write, RDY/BUSY is actively pulled low; it transitions to high-impedance upon write completion. This signal supports wired-OR connection across multiple devices and eliminates software polling overhead. The AT28BV64-30JI also supports DATA polling on I/O7 as a complementary method.
What package type is used for the AT28BV64-30JI?
The AT28BV64-30JI uses a 32-lead Plastic J-Leaded Chip Carrier (PLCC) package, designated as 32J per Atmel's ordering code table. It complies with JEDEC standard MS-016 AE, features a 1.27 mm lead pitch, and is surface-mount compatible. Pin 1 is marked with an index notch; A9 and A11 are no-connect terminals in this variant and must remain unconnected.
How many write/erase cycles is the AT28BV64-30JI rated for?
The AT28BV64-30JI is rated for 100,000 write/erase cycles per memory location, verified under industrial temperature conditions (−40°C to +85°C). This endurance level supports frequent parameter updates in applications such as programmable logic controller configuration storage or firmware patch management. Endurance is maintained without external wear-leveling algorithms due to Atmel's internal error correction architecture.
Is the AT28BV64-30JI compatible with standard parallel EEPROM interfaces?
Yes, the AT28BV64-30JI implements a JEDEC-approved byte-wide pinout and behaves electrically like a static RAM during read/write cycles - requiring no external timing components. It supports standard CE/OE/WE control logic, making it a direct replacement for legacy parallel EEPROMs in existing 8-bit microprocessor bus designs. Its 300 ns access time ensures compatibility with 3.3 MHz system clocks without wait-state insertion.
AT28BV64-30JI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 3ms
- Access Time:
- 300 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (13.97x11.43)
AT28BV64-30JI FAQ
1.How can I place an order for AT28BV64-30JI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28BV64-30JI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28BV64-30JI reliable?
The price and inventory of AT28BV64-30JI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28BV64-30JI is usually 5 days.
3.What payment methods are accepted for AT28BV64-30JI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28BV64-30JI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28BV64-30JI?
AT28BV64-30JI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28BV64-30JI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28BV64-30JI?
For technical support, including AT28BV64-30JI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28BV64-30JI requirements.
6.How does Aetrix verify that AT28BV64-30JI is sourced from the original manufacturer or authorized distributors?
All AT28BV64-30JI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28BV64-30JI meets industry standards.
7.What is the process for return or replacement of AT28BV64-30JI?
All AT28BV64-30JI units undergo pre-shipment inspection (PSI). If there is an issue with AT28BV64-30JI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28BV64-30JI part is unused and in its original packaging.
Return procedure for AT28BV64-30JI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28BV64-30JI Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
