My Inquiry
My Account
Microchip Technology AT28BV64B-20PI
- Part No.:
- AT28BV64B-20PI
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
AT28BV64B-20PI.pdf
- Description:
- IC EEPROM 64KBIT PARALLEL 28DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,566
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT28BV64B-20PI from Atmel is a 64 Kbit (8K × 8) parallel EEPROM with battery-voltage operation (2.7V–3.6V), 200 ns read access time, JEDEC-standard byte-wide pinout, and integrated software data protection. It supports page write (1–64 bytes), DATA polling, and toggle-bit write completion detection for embedded control and configuration storage in industrial instrumentation.
For engineers reviewing the AT28BV64B-20PI datasheet, AT28BV64B-20PI pinout, AT28BV64B-20PI application, or AT28BV64B-20PI equivalent, key selection considerations include its 20 µA CMOS standby current, 10 ms max page write cycle, 100,000 write endurance, industrial temperature range (−40°C to +85°C), and PDIP-28 package compatibility with legacy SRAM-style memory interfaces.
Technical Context
The AT28BV64B-20PI operates as a drop-in parallel memory replacement for static RAM in read/write cycles without external timing logic. Its internal 64-byte page register latches addresses and data during page writes, freeing the bus for concurrent operations while an internal control timer manages programming.
Write completion is verified via dual methods: DATA polling on I/O7 (complement-to-data during write, true data after completion) and toggle-bit behavior on I/O6. Hardware protection includes VCC power-on delay (~10 ms), noise filtering (<15 ns pulses ignored), and CE/OE/WE inhibit logic; software protection requires a three-byte command sequence (0xAA, 0x55, 0xA0) before each write.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 64 Kbit (8,192 × 8 bits) - supports full byte-addressable nonvolatile storage for firmware parameters or calibration data. |
| Read Access Time | 200 ns - enables direct interface with microcontrollers running at ≤5 MHz without wait states. |
| Page Write Cycle | 10 ms maximum - allows efficient bulk updates of up to 64 bytes per internal programming operation. |
| Endurance | 100,000 write/erase cycles - suitable for field-updatable systems requiring frequent reconfiguration. |
| Data Retention | 10 years at 85°C - ensures long-term reliability in industrial environments without battery backup. |
| Supply Voltage | 2.7V to 3.6V - compatible with single-supply 3.3V systems and tolerant of brown-out conditions. |
| Standby Current | 20 µA (CMOS) - minimizes power draw in sleep modes of portable or energy-constrained devices. |
Pinout & Package
AT28BV64B-20PI is supplied in a 28-lead plastic dual in-line package (PDIP), 0.600" wide, with JEDEC-standard byte-wide pinout and no internal pull-ups. Pin functions are electrically defined per DC/AC specifications and support direct connection to 8-bit data buses.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address Inputs | 13-bit address bus selecting one of 8,192 memory locations; A6–A12 define page boundaries for 64-byte writes. |
| I/O0–I/O7 | Bidirectional Data Bus | 8-bit parallel interface for read/write; I/O7 provides DATA polling output; I/O6 provides toggle-bit status. |
| CE | Chip Enable | Active-low chip select; must be low for read/write; high disables outputs and forces standby mode. |
| OE | Output Enable | Active-low output control; used with CE to manage bus contention; high disables outputs to high-impedance state. |
| WE | Write Enable | Active-low write strobe; falling edge latches address/data; controls byte vs. page write initiation timing. |
| NC | No Connect | Pins 1 and 28 are unconnected; must remain floating or tied to ground per layout guidelines - not usable as address/data lines. |
| VCC / GND | Power Supply | Single 2.7–3.6V supply; decoupling capacitor required near VCC pin to maintain stable write/read margins. |
Key Features
| Feature | Design Value |
|---|---|
| Software Data Protection (SDP) | Requires 3-byte unlock sequence (0xAA, 0x55, 0xA0) before every write - prevents corruption during power transitions or noise events. |
| Page Write Operation | Internal 64-byte latch allows burst loading of 1–64 bytes within 100 µs intervals - reduces host CPU overhead vs. byte-by-byte writes. |
| DATA Polling & Toggle Bit | Dual asynchronous write-complete detection (I/O7 complement, I/O6 toggling) eliminates need for fixed delays or external timers. |
| Industrial Temperature Range | −40°C to +85°C operation - validated across full range for use in motor drives, PLCs, and outdoor sensing equipment. |
| Green Packaging Option | Pb/halide-free construction (RoHS-compliant) - meets environmental compliance requirements without performance trade-offs. |
Applications
| Industrial PLC Configuration Storage | Medical Device Calibration Data |
|---|---|
Use Scenario: Storing user-defined I/O mapping, alarm thresholds, and operational presets in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed via 8-bit parallel bus during boot and runtime parameter updates; 200 ns read latency aligns with scan-cycle timing. Use Value: Enables field reconfiguration without firmware reload; 100,000-cycle endurance supports daily parameter tuning over 10+ years. | Use Scenario: Retaining sensor calibration coefficients, patient history flags, and safety-critical settings in portable diagnostic instruments. IC Role / Device Role / Timing Role: Battery-backed-equivalent storage using low-voltage operation (2.7V); SDP prevents accidental overwrite during battery swaps or ESD events. Use Value: Eliminates need for external backup capacitors or supercapacitors; 10-year data retention ensures traceability across device lifecycle. |
| Automotive Body Control Module (BCM) | Test Equipment Setup Profiles |
Use Scenario: Holding door lock logic states, mirror position memory, and lighting configuration in automotive BCMs operating across extended temperature ranges. IC Role / Device Role / Timing Role: Parallel EEPROM interfaced directly to 8-bit MCU bus; −40°C to +85°C rating matches under-hood thermal profiles. Use Value: Supports OEM-level personalization features without adding serial interface complexity or timing constraints. | Use Scenario: Saving instrument-specific test sequences, calibration offsets, and pass/fail criteria in benchtop multimeters and signal analyzers. IC Role / Device Role / Timing Role: Host-controlled nonvolatile memory updated via GPIB or UART bridge; page write reduces setup reload time by >90% vs. byte writes. Use Value: Accelerates production line reconfiguration; 20 µA standby current extends battery life in portable test gear. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar parallel EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST M28W640ECT | 64 Mbit (8M × 8), 70 ns access, 3.3V only, no software data protection | Higher density but lacks SDP and page-write flexibility; requires tighter timing margins | Choose for high-speed, high-density logging where write protection is handled externally |
| Microchip 28C64B-25/P | 64 Kbit, 250 ns access, 5V-only supply, hardware-only write protect (WP pin) | Legacy 5V system compatibility; no page write or DATA polling; slower access limits MCU clock speed | Choose for cost-sensitive 5V designs where software protection is unnecessary and timing budget permits |
Compared with ST M28W640ECT and Microchip 28C64B-25/P, the AT28BV64B-20PI uniquely balances 3.3V operation, robust software/hardware write protection, 200 ns speed, and 64-byte page efficiency - making it optimal for modern industrial and medical systems requiring secure, low-power, field-updatable configuration storage.
Availability
AT28BV64B-20PI is available at Aetrix Electronics and suitable for industrial PLCs, medical diagnostics equipment, automotive body control modules, and automated test instrumentation requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for AT28BV64B-20PI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in microcontrollers, nonvolatile memory, and security ICs for embedded systems.
The AT28BV64B product line was designed for reliable, low-voltage parallel EEPROM replacement in industrial and automotive control applications where SRAM-like interface simplicity and robust data integrity are critical.
FAQ
What is the maximum page write size supported by the AT28BV64B-20PI?
The AT28BV64B-20PI supports page write operations of 1 to 64 bytes per internal programming cycle. The page boundary is defined by address bits A6–A12; all bytes written in a single page operation must reside within the same 64-byte page. This capability is implemented via an internal 64-byte latch that accepts sequential data within 100 µs intervals before initiating automatic programming - significantly reducing host processor overhead compared to byte-wise writes. The AT28BV64B-20PI's page write function is fully documented in Section 4.3 of its datasheet.
Does the AT28BV64B-20PI require external circuitry for write protection?
No, the AT28BV64B-20PI integrates both hardware and software data protection mechanisms. Hardware protection includes VCC power-on delay (~10 ms), noise filtering on WE/CE inputs (<15 ns pulses ignored), and standard enable-pin inhibition (holding CE high, OE low, or WE high blocks writes). Software data protection (SDP) requires a mandatory three-byte unlock sequence (0xAA to address 0x5555, 0x55 to address 0x2AAA, then 0xA0 to address 0x5555) before any write - preventing inadvertent writes during power-up, brown-out, or ESD events. This dual-layer scheme eliminates need for external WP pins or discrete logic. The AT28BV64B-20PI implements this per Section 4.6 of its official specification.
Can the AT28BV64B-20PI operate reliably at 2.7V supply voltage?
Yes, the AT28BV64B-20PI is fully specified for operation across 2.7V to 3.6V. At 2.7V, it maintains 200 ns read access time, 10 ms maximum page write cycle, and 20 µA CMOS standby current - meeting all AC/DC parametric limits in the datasheet. Its advanced nonvolatile CMOS process ensures stable charge retention and programming margin down to the minimum supply, making it suitable for battery-powered or energy-harvesting systems where voltage may dip near 2.7V during peak load. The AT28BV64B-20PI's 2.7V operation is validated per Section 5 and Table 9 of its official documentation.
How is write completion detected on the AT28BV64B-20PI?
Write completion on the AT28BV64B-20PI is detected using two independent, asynchronous methods: DATA polling on I/O7 and toggle-bit monitoring on I/O6. During a write, reading the last written byte returns the complement of the data on I/O7; when true data appears, the write is complete. Simultaneously, I/O6 toggles between 0 and 1 on successive reads until completion, then stabilizes. Both methods allow real-time status checking without fixed delays or external timers. These features are implemented in silicon and require no additional components. The AT28BV64B-20PI's DATA polling and toggle-bit behavior are detailed in Sections 4.4 and 4.5 of its datasheet.
What package type is used for the AT28BV64B-20PI?
The AT28BV64B-20PI uses a 28-lead plastic dual in-line package (PDIP), 0.600" wide, with JEDEC-standard pinout (MS-011, Variation AB). This through-hole package features 0.100" lead pitch, 0.356–0.559 mm lead thickness, and 36.7–37.3 mm body length - ensuring compatibility with legacy PCB footprints and wave-solder processes. Pin 1 is marked by a notch, and pins 1 and 28 are NC (no connect). The AT28BV64B-20PI's PDIP mechanical dimensions are fully specified in Section 25.2 of its official datasheet.
AT28BV64B-20PI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- 200 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
AT28BV64B-20PI FAQ
1.How can I place an order for AT28BV64B-20PI through Aetrix?
Please submit a Request for Quotation (RFQ) for AT28BV64B-20PI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT28BV64B-20PI reliable?
The price and inventory of AT28BV64B-20PI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT28BV64B-20PI is usually 5 days.
3.What payment methods are accepted for AT28BV64B-20PI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT28BV64B-20PI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT28BV64B-20PI?
AT28BV64B-20PI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT28BV64B-20PI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT28BV64B-20PI?
For technical support, including AT28BV64B-20PI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT28BV64B-20PI requirements.
6.How does Aetrix verify that AT28BV64B-20PI is sourced from the original manufacturer or authorized distributors?
All AT28BV64B-20PI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT28BV64B-20PI meets industry standards.
7.What is the process for return or replacement of AT28BV64B-20PI?
All AT28BV64B-20PI units undergo pre-shipment inspection (PSI). If there is an issue with AT28BV64B-20PI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT28BV64B-20PI part is unused and in its original packaging.
Return procedure for AT28BV64B-20PI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT28BV64B-20PI Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
